For a graph G, G → (a1, a2, · · ·, ar)v means that in every r-coloring of the vertices in G, there exists a monochromatic ai-clique of color i for some i∈{1, 2, · · ·, r}. The vertex Fo...
详细信息
In this paper, according to the development of the fractional differentiation and its applications in the modern signal processing, we improve the numerical calculation of fractional differentiation by piecewise quadr...
详细信息
In this paper, we denote a color image by a quaternion function, then find edge points by solving the maximum of quaternion fractional directional differentiation(QFDD)'s norm. This method is called edge detection...
详细信息
In this paper, we denote a color image by a quaternion function, then find edge points by solving the maximum of quaternion fractional directional differentiation(QFDD)'s norm. This method is called edge detection based on QFDD. Experiments indicate that the method has special advantages. Comparing with Canny, LOG, Sobel, and general fractional differentiation, we discover that QFDD has fewer false negatives in the textured regions and is also better at detecting edges which are partially defined by texture, which means we will obtain better results in the interesting regions by QFDD and these results are more consistent with the characteristics of human visual system.
This paper introduced a novel high performance algorithm and VLSI architectures for achieving bit plane coding （BPC） in word level sequential and parallel mode. The proposed BPC algorithm adopts the techniques of co...
详细信息
This paper introduced a novel high performance algorithm and VLSI architectures for achieving bit plane coding （BPC） in word level sequential and parallel mode. The proposed BPC algorithm adopts the techniques of coding pass prediction and parallel ＆ pipeline to reduce the number of accessing memory and to increase the ability of concurrently processing of the system, where all the coefficient bits of a code block could be coded by only one scan. A new parallel bit plane architecture （PA） was proposed to achieve word-level sequential coding. Moreover, an efficient high-speed architecture （HA） was presented to achieve multi-word parallel coding. Compared to the state of the art, the proposed PA could reduce the hardware cost more efficiently, though the throughput retains one coefficient coded per clock. While the proposed HA could perform coding for 4 coefficients belonging to a stripe column at one intra-clock cycle, so that coding for an NxN code-block could be completed in approximate N2/4 intra-clock cycles. Theoretical analysis and experimental results demonstrate that the proposed designs have high throughput rate with good performance in terms of speedup to cost, which can be good alternatives for low power applications.
暂无评论