One important function of microsystem packaging is to remove the heat generated by the integrated circuits (ICs). The thermal management of microsystems has now become more crucial as the power density of ICs increase...
详细信息
With the increase in complexity of VLSI and the test cost of automatic test equipment (ATE), logic built-in self-test (BIST) has been widely applied. In order to reduce the test time of logic BIST, logic BIST with mul...
详细信息
With the increase in complexity of VLSI and the test cost of automatic test equipment (ATE), logic built-in self-test (BIST) has been widely applied. In order to reduce the test time of logic BIST, logic BIST with multiple scan chains has been proposed. However, the main shortcoming of logic BIST with multiple scan chains is low fault coverage (FC). A novel two-dimensional cellular automata (2-DCA), which is called two-dimensional restricted vertical neighbor cellular automata (2-DRVNCA), is proposed to resolve this problem. Using this 2-DRVNCA as pseudorandom test pattern generator (PRPG), high FC can be achieved. In the last, this PRPG is applied on some benchmark circuits of ISCAS'89, and average FC (82% ~ 89%) is obtained.
More and more analog and mixed-signal (AMS) blocks are integrated into SoC (system-on-chip) platform due to intense market competition. In this paper we proposed a method for IP integration of mixed-signal SoCs. With ...
详细信息
More and more analog and mixed-signal (AMS) blocks are integrated into SoC (system-on-chip) platform due to intense market competition. In this paper we proposed a method for IP integration of mixed-signal SoCs. With continuous growing of design scale and complex validation of mixed-signal functions, a new verification methodology for large mixed-signal SoC designs using Synopsys Discovery AMS platform is given to handle the daunting challenge. We will give a brief introduction with an example of SoC design which contains a reusable 10-bit SAR ADC IP block. And the detailed flow of using NanoSim-VCS co-simulation environment for the example is elaborated.
A new three dimensions force sensor for the multi-function artificial joints simulator is proposed and developed. In this study, the main design and fabrication process is introduced. The different design factors are ...
详细信息
A new three dimensions force sensor for the multi-function artificial joints simulator is proposed and developed. In this study, the main design and fabrication process is introduced. The different design factors are compared and their influence is also discussed. Furthermore, the relative solutions to the problem are analyzed. By FEA analysis, the sensor is optimized, and the results show that the three dimensions force sensor performance is accurate and reliable. The 3-D sensor can meet the requirements of the friction measurement in the multi-function tribological simulator.
Encoder & decoder are absolutely necessary and important in digital communications. This article introduces one kind of test system, which can estimate the performance of turbo encoder & decoder. It includes s...
详细信息
Encoder & decoder are absolutely necessary and important in digital communications. This article introduces one kind of test system, which can estimate the performance of turbo encoder & decoder. It includes system composition principle, hardware and software architecture and test function. The practicability of the system is strong and its connection is convenient. After adjusting the test software, the system can also test other types of encoder & decoder.
In this paper a new technique for designing totally self- checking finite state machines is presented using convolutional codes. In order to correct the fault, we propose a novel scheme which can not only detect, but ...
详细信息
In this paper a new technique for designing totally self- checking finite state machines is presented using convolutional codes. In order to correct the fault, we propose a novel scheme which can not only detect, but also correct errors occurred in FSM transition. More specifically, we demonstrate the FSMs hardware which can be reused based on convolutional code partitioning and we formulate the optimization problem of maximizing hardware reusability. Synthesis results produced by our proposed procedure for the MCNC'89 FSM benchmark circuits show an average 20% reduction in literal counts compared to previous techniques. Moreover, we realize the IP core of the self-checking module by SMIC 0.25μm technology and also simulate its function in FPGA.
A major problem in content-based image retrieve (CBIR) is how to extract the perceptually salient object in an image. In this paper, we propose an efficient approach for automatic extracting the salient objects. First...
A major problem in content-based image retrieve (CBIR) is how to extract the perceptually salient object in an image. In this paper, we propose an efficient approach for automatic extracting the salient objects. First, an input image is segmented into homogeneous regions based on nonparametric kernel density estimation (NKDE), and then different features representing colour, texture and spatial position for individual region and adjacent region are extracted. By calculating the object important index (Oil), salient objects are adaptively extracted according to the defined criteria. Experimental results demonstrate the excellent extraction performance of the proposed approach.
In the machine vision system, a common and effective way to solve high complexity and huge throughput of image processing arithmetic computation is to adopt instruction-level-parallel scheme through multiple MCUs with...
详细信息
In the machine vision system, a common and effective way to solve high complexity and huge throughput of image processing arithmetic computation is to adopt instruction-level-parallel scheme through multiple MCUs with the single-threading architecture. Based on it, this paper proposed a kind of symmetric single-chip multiprocessor (SSCMP) architecture, which composed of four subprocessors and one solution for on-chip arbiter and shared data memory interrupt (SDMI). Each subprocessor could work in cooperant and also was completely independent mode. What's more, the proposed architecture set up a shared space for command transfering and data exchanging. An arbiter judgment scheme and effective interrupt access mechanism were introduced to reduce the burden of data exchange and eliminate competitions between the subprocessors.
A design method of embedded OCD (On-Chip Debugging) based on Intel 8051 MCU architecture is proposed. The OCD module named E-OCD-SFRB (Enhanced OCD module with SFR (Special Function Register) Breakpoint Function) is i...
详细信息
A design method of embedded OCD (On-Chip Debugging) based on Intel 8051 MCU architecture is proposed. The OCD module named E-OCD-SFRB (Enhanced OCD module with SFR (Special Function Register) Breakpoint Function) is integrated into an existing MCU core, implementing several debugging function. The method we proposed is able to switch from running mode and debugging mode conveniently by controlling the debugging enable port and also enables controlling the MCU core in debugging mode by additional SFR. The function of SFR breakpoint is added, so we could trace the particular SFR, this is the reinforcement to the exiting OCD methods. The principles of E-OCD-SFR_B and detailed implemental method and simulation solution based on EDA platform are presented and validated. The simulation result indicates the completely observing and controlling to the core is achieved without any effect to original functions of the system.
Turbo codes have become an attractive forward error correction scheme for wireless communication systems. MAP algorithm is the optimization algorithm for turbo-codes. But its implementation is complex. Max-Log-MAP alg...
详细信息
Turbo codes have become an attractive forward error correction scheme for wireless communication systems. MAP algorithm is the optimization algorithm for turbo-codes. But its implementation is complex. Max-Log-MAP algorithm is a sub-optimization algorithm of turbo-codes, which offers good compromise between performance and complexity for implementation. The authors present a re configurable turbo decoder based on Max-Log-MAP algorithm implemented with sliding window method and pipeline architecture. The sliding window (SW) method can reduce memory size. Pipeline decoding schemes can reduce decoding delay and improve throughput. The structure we proposed can reduce decoding delay obviously. It can be used in wireless communication.
暂无评论