咨询与建议

限定检索结果

文献类型

  • 45 篇 会议
  • 3 篇 期刊文献

馆藏范围

  • 48 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 9 篇 理学
    • 8 篇 物理学
    • 1 篇 化学
    • 1 篇 海洋科学
    • 1 篇 生物学
  • 8 篇 工学
    • 6 篇 电子科学与技术(可...
    • 4 篇 电气工程
    • 4 篇 计算机科学与技术...
    • 2 篇 冶金工程
    • 1 篇 材料科学与工程(可...
    • 1 篇 动力工程及工程热...
    • 1 篇 生物医学工程(可授...
    • 1 篇 生物工程

主题

  • 11 篇 degradation
  • 10 篇 logic gates
  • 10 篇 mos devices
  • 8 篇 transistors
  • 5 篇 high-k gate diel...
  • 5 篇 dielectrics
  • 5 篇 integrated circu...
  • 5 篇 random access me...
  • 5 篇 logic
  • 5 篇 high k dielectri...
  • 5 篇 aging
  • 4 篇 reliability
  • 4 篇 reliability engi...
  • 4 篇 finfets
  • 4 篇 silicon
  • 3 篇 manufacturing pr...
  • 3 篇 copper
  • 3 篇 materials reliab...
  • 3 篇 predictive model...
  • 3 篇 stress

机构

  • 5 篇 logic technology...
  • 3 篇 logic technology...
  • 3 篇 logic technology...
  • 3 篇 logic technology...
  • 2 篇 quality and reli...
  • 2 篇 intel corporatio...
  • 2 篇 intel corporatio...
  • 2 篇 logic technology...
  • 2 篇 architecture for...
  • 2 篇 logic technology...
  • 2 篇 logic technology...
  • 1 篇 logic technology...
  • 1 篇 portland technol...
  • 1 篇 logic technology...
  • 1 篇 logic technology...
  • 1 篇 logic technology...
  • 1 篇 portland technol...
  • 1 篇 logic technology...
  • 1 篇 ceit and tecnun ...
  • 1 篇 quality & reliab...

作者

  • 12 篇 s. ramey
  • 9 篇 j. hicks
  • 6 篇 c. prasad
  • 6 篇 i. meric
  • 5 篇 s. novak
  • 5 篇 b. sell
  • 5 篇 p. bai
  • 5 篇 m. agostinelli
  • 5 篇 p. packan
  • 5 篇 j. he
  • 5 篇 c. tsai
  • 5 篇 s. natarajan
  • 4 篇 r. james
  • 4 篇 m. armstrong
  • 4 篇 pipes l.
  • 4 篇 c. parker
  • 4 篇 chikarmane v.
  • 4 篇 m. liu
  • 4 篇 v. chikarmane
  • 4 篇 han w.

语言

  • 48 篇 英文
检索条件"机构=Logic Technology Development Quality and Reliability"
48 条 记 录,以下是41-50 订阅
排序:
Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing
Low-K Interconnect Stack with Thick Metal 9 Redistribution L...
收藏 引用
IEEE International Conference on Interconnect technology
作者: D. Ingerly S. Agraharam D. Becher V. Chikarmane K. Fischer R. Grover M. Goodner S. Haight J. He T. Ibrahim S. Joshi H. Kothari K. Lee Y. Lin C. Litteken H. Liu E. Mays P. Moon T. Mule S. Nolen N. Patel S. Pradhan J. Robinson P. Ramanarayanan S. Sattiraju T. Schroeder S. Williams P. Yashar Logic Technology Development Intel Corporation Hillsboro OR USA Materials Intel Corporation Hillsboro OR USA Quality Reliability Intel Corporation Hillsboro OR USA
Interconnect process features are described for a 45nm high performance logic technology. Through extensive use of highly manufacturable carbon doped oxide low-k dielectric layers and aggressive scaling of the SiCN et... 详细信息
来源: 评论
Multi-cell upset probabilities of 45nm high-k + metal gate SRAM devices in terrestrial and space environments
Multi-cell upset probabilities of 45nm high-k + metal gate S...
收藏 引用
Annual International Symposium on reliability Physics
作者: N. Seifert B. Gill K. Foley P. Relangi Logic Technology Development Q&R Intel Corporation Hillsboro OR USA Architecture for Quality and Reliability Intel Corporation Hillsboro OR USA Design and Technology Solutions Intel Corporation Hillsboro OR USA Department of Electrical Engineering University of Stanford Stanford CA USA
Multi-cell soft errors are a key reliability concern for advanced memory devices. We have investigated single-bit (SBU) and multi-cell upset (MCU) rates of SRAM devices built in a 45 nm high-k + metal gate (HK+MG) tec... 详细信息
来源: 评论
On the Scalability of Redundancy based SER Mitigation Schemes
On the Scalability of Redundancy based SER Mitigation Scheme...
收藏 引用
IEEE International Conference on Integrated Circuit Design and technology (ICICDT)
作者: N. Seifert B. Gill V. Zia M. Zhang V. Ambrose Logic Technology Development Q & R Intel Corporation Hillsboro OR USA Architecture for Quality and Reliability Intel Corporation Hillsboro OR USA Enterprise Microprocessor Group Intel Corporation Hillsboro OR USA Mobility Group Intel Corporation Folsom CA USA Enterprise Microprocessor Group Intgel Corporation Hudson MA USA
A novel circuit-level simulation strategy to assess the impact of charge sharing on the upset rate of redundancy based radiation hardened designs is introduced. Accelerated measurements conducted at the Los Alamos Nat... 详细信息
来源: 评论
Fracture of Low‐k Dielectric Films and Interfaces
收藏 引用
AIP Conference Proceedings 2006年 第1期817卷 83-91页
作者: T. Scherban G. Xu C. Merrill C. Litteken B. Sun Intel Corporation Logic Technology Development Quality & Reliability Hillsboro Oregon 97124 Intel Corporation California Technology Mfg. Corporate Quality Network Santa Clara California 95054
The mechanical properties of organosilicate glass films, also known as carbon‐doped oxide (CDO) films, were investigated and compared to dielectric constant, chemistry, interfacial properties and reliability performa...
来源: 评论
Adhesion Studies in Low‐k Interconnects Using Cross Sectional Nanoindentation
收藏 引用
AIP Conference Proceedings 2006年 第1期817卷 104-109页
作者: J. M. Molina‐Aldareguia I. Ocaña D. Gonzalez M. R. Elizalde J. M. Sánchez J. M. Martínez‐Esnaola J. Gil Sevillano T. Scherban D. Pantuso B. Sun G. Xu B. Miner J. He J. Maiz CEIT and TECNUN (University of Navarra) P. Manuel Lardizabal 15 20018 San Sebastian Spain Intel Corporation Logic Technology Development Quality & Reliability Hillsboro Oregon 97124 Intel Corporation California Technology Mfg. Corporate Quality Network Santa Clara California 95054
The thermo‐mechanical robustness of interconnect structures is a key reliability concern for integrated circuits. Cross‐sectional nanoindentation (CSN) was developed to characterize the interfacial adhesion in blank...
来源: 评论
Impact of interfacial chemistry on adhesion and electromigration in Cu interconnects
Impact of interfacial chemistry on adhesion and electromigra...
收藏 引用
Advanced Metallization Conference 2004, AMC 2004
作者: Zhou, Ying Scherban, Tracey Xu, Guanghai He, Jun Miner, Barbara Jan, Chia-Hong Ott, Andrew O'Loughlin, Jennifer Ingerly, Doug Leu, Jihperng Technology Development Quality and Reliability Logic Technology Development Intel Corporation Hillsboro OR 97124 Portland Technology Development Logic Technology Development Intel Corporation Hillsboro OR 97124
The impact of etch-stop (ES)/Cu interfacial chemistry on adhesion and electromigration (EM) has been systematically investigated by varying Cu surface chemistry, etch-stop film chemistry, metal capping layers, and the... 详细信息
来源: 评论
6-T cell circuit dependent GOX SBD model for accurate prediction of observed vccmin test voltage dependency
6-T cell circuit dependent GOX SBD model for accurate predic...
收藏 引用
Annual International Symposium on reliability Physics
作者: K. Mueller S. Gupta S. Pae M. Agostinelli P. Aminzadeh Design in Quality & Reliability Intel Design in Quality & Reliability Intel USA Logic Technology Development Q&R Intel USA
The effect of oxide soft breakdown (SBD) on the reliability of a 6-T cache cell has been examined and a circuit based gate oxide (GOX) reliability model has been developed. The results show that a model that combines ... 详细信息
来源: 评论
Interfacial adhesion of copper-low k interconnects
Interfacial adhesion of copper-low k interconnects
收藏 引用
IEEE International Conference on Interconnect technology
作者: E. Andideh T. Scherban B. Sun J. Blaine C. Block B. Jin Quality & Reliability Intel Corp. Hillsboro Oregon USA Quality & Reliability Intel Corp. Santa Clara California USA Logic Technology Development Intel Corp. Hillsboro Oregon USA Logic Technology Development Intel Corp. Hillsboro Oregon
Adhesion energies of Cu-low k dielectric interfaces, measured with the technique of four-point bending, show a correlation to chemical mechanical polish results. A limit of 5 J/m/sup 2/ is established, below which thi... 详细信息
来源: 评论