检索结果-内蒙古大学图书馆

designing an embedded video processing camera using a 16-bit microprocessor for a surveillance system

Journal of VLSI Signal Processing systems for Signal, Image, and Video Technology 2006年第1期42卷 57-68页

作者： Sato, Koichi Evans, Brian L. Aggarwal, J.K. Department of Electrical and Computer Engineering Computer and Vision Research Center University of Texas at Austin Austin TX 78712 United States Department of Electrical and Computer Engineering Embedded Signal Processing Laboratory University of Texas at Austin Austin TX 78712 United States Department of Electrical and Computer Engineering University of Texas Austin Design and Implementation of Signal Processing Systems Technical Committee IEEE Signal Processing Society IEEE Department of Electrical and Computer Engineering Computer and Vision Research Center IEEE Computer Society

This paper describes the design and implementation of a hybrid intelligent surveillance system that consists of an embedded system and a personal computer (PC)-based system. The embedded system performs some of the image processing tasks and sends the processed data to the PC. The PC tracks persons and recognizes two-person interactions by using a grayscale side view image sequence captured by a stationary camera. Based on our previous research, we explored the optimum division of tasks between the embedded system and the PC, simulated the embedded system using dataflow models in Ptolemy, and prototyped the embedded system in real-time hardware and software using a 16-bit CISC microprocessor. This embedded system processes one 320 × 240 frame in 89 ms, which yields one-third of the rate of 30 Hz video system. In addition, the real-time embedded system prototype uses 5.7 K bytes of program memory, 854 K bytes of internal data memory and 2 M bytes external DRAM. © Springer Science + Business Media, Inc. 2006.

关键词： Microprocessor chips

来源：评论

学校读者我要写书评

暂无评论

design and implementation of flexible resampling mechanism for high-speed parallel particle filters

引用

Journal of VLSI Signal Processing systems for Signal, Image, and Video Technology 2006年第1-2期44卷 47-62页

作者： Hong, Sangjin Chin, Shu-Shin Djurić, Petar M. Bolić, Miodrag Mobile Systems Design Laboratory Department of Electrical and Computer Engineering Stony Brook University - SUNY Stony Brook NY 11794-2350 School of Information Technology and Engineering University of Ottawa Ottawa Ont. K1N 6N5 Canada

There are many applications in which particle filters outperform traditional signal processing algorithms. Some of these applications include tracking, joint detection and estimation in wireless communication, and computer vision. However, particle filters are not used in practice for these applications mainly because they cannot satisfy real-time requirements. This paper presents an efficient resampling architecture for parallel particle filtering. The proposed architecture is flexible such that it supports various modes of parallel resampling operations with up to four processing elements. The resampling algorithm is developed in order to compensate for possible error caused by finite precision quantization in the resampling step. Communication between the processing elements after resampling is identified as an implementation bottleneck, and therefore, concurrent buffering is incorporated in order to speed up communication of particles among processing elements. The flexible resampling mechanism is implemented in 0.35 μ m CMOS process and its complexity and performance are analyzed. © 2006 Springer Science + Business Media, LLC.

关键词： Digital filters

来源：评论

学校读者我要写书评

暂无评论

On packet aggregation mechanisms for improving VoIP quality in mesh networks

On packet aggregation mechanisms for improving VoIP quality ...

引用

2006 IEEE 63rd Vehicular Technology Conference, VTC 2006-Spring

作者： Kyungtae, Kim Ganguly, Samrat Izmailov, Rauf Sangjin, Hong IP Network and Distributed Systems NEC Laboratories America Princeton NJ 08540 Mobile Systems Design Laboratory Department of Electrical and Computer Engineering State University of NY Stony Brook NY 11794

ISBN: (纸本)0780393929

Performance in multihop wireless networks is known to degrade with the number of hops for both TCP and UDP traffic. For VoIP, the wireless network presents additional challenges as the perceived quality is dependent on loss, delay and jitter. Furthermore, small size of VoIP packets aggravates network utilization of the 802.11 based wireless mesh network. In this work, we evaluate the packet aggregation algorithms to reduce VoIP protocol overhead, compare the aggregation algorithms and propose a distributed packet aggregation mechanism. The experimental results demonstrates that the proposed distributed packet aggregation algorithm improves the VoIP quality and results in significant increase in the number high quality VoIP calls supported over multihop mesh. © 2006 IEEE.

关键词： Wireless networks

来源：评论

学校读者我要写书评

暂无评论

Effect of RObust Header Compression (ROHC) and packet aggregation on multi-hop wireless mesh networks

Effect of RObust Header Compression (ROHC) and packet aggreg...

引用

6th IEEE International Conference on computer and Information Technology, CIT 2006

作者： Jung, Sangkil Hong, Sangjin Park, Peom Mobile Systems Design Laboratory Department of Electrical and Computer Engineering Stony Brook University - SUNY Stony Brook NY 11794-2350 Department of Industrial and Information Engineering Ajou University Humintec Co. Ltd. Suwon Korea Republic of

ISBN: (纸本)076952687X

This paper evaluates the behavioral effect of RObust Header Compression (ROHC) and packet aggregation in multi-hop wireless mesh networks. ROHC itself shows around 20% achieved rate improvement on a line of wireless link even if as the number of mesh router increases, total achieved rate gradually decreases. Packet aggregation cooperating with ROHC provides 4 to 10 times achieved rate improvement and results in maximum 6 times reduction of end-to-end delay. Even if the ROHC and packet aggregation gives such a promising improvement, we need to identify effect of the processing time of the two schemes on overall wireless mesh network behaviors. To do this work, we measure/use ROHC processing time from Pentium 4 and RouterBOARD 230, and apply the results into NS-2 simulations. The simulation results show high performance improvement from ROHC and packet aggregation deteriorates as a general purpose processor in a mesh router takes much time to deal with the two schemes. This result motivates a hardware design be required to speed up the processing units of the two schemes. Consequently, we propose a hardware system model for ROHC and packet aggregation by using SystemC Hardware Description Language (HDL). From the SystemC results, we conclude the proposed built-in processor design for the two schemes keeps performance improvement by enhancing the low speed processing power of general purpose processors. © 2006 IEEE.

关键词： Wireless networks

来源：评论

学校读者我要写书评

暂无评论

Tracking an object in 3-D space using particle filtering based on sensor array

Tracking an object in 3-D space using particle filtering bas...

引用

6th IEEE International Conference on computer and Information Technology, CIT 2006

作者： Jinseok, Lee Jaechan, Lim Sangjin, Hong Park, Peom Mobile Systems Design Laboratory Department of Electrical and Computer Engineering Stony Brook University - SUNY Stony Brook NY 11794-2350 Department of Industrial and Information Engineering Ajou University Humintec Co. Ltd. Suwon Korea Republic of

ISBN: (纸本)076952687X

This paper presents a formulation of particle filter for tracking an object in 3-D space. The 3-D tracking algorithm is derived based on bearings only tracking algorithm that is applied in tracking of an object in 2-D space with one angle measurement. We investigate and present the fusion process of the algorithms. The performance of the proposed algorithms are evaluated in detail. © 2006 IEEE.

关键词： Tracking (position)

来源：评论

学校读者我要写书评

暂无评论

Baseband analog front-end and digital back-end for reconfigurable multi-standard terminals

引用

IEEE Circuits and systems Magazine 2006年第1期6卷 8-26页

作者： Baschirotto, A. Castello, Rinaldo Campi, Fabio Cesura, Giovanni Toma, Mario Guerrieri, Roberte Lodi, Andrea Lavagno, Luciano Malcovati, Piero Department of Electronics University of Pavia Italy STMicroelectronics Italy Advanced Research Center on Electronic Systems University of Bologna Italy Department of Electronics Politecnico di Torino Italy Department of Electrical Engineering University of Pavia Italy Department of Central Research and Development ST Microelectronics Italy Bologna Italy Department of Electronics University of Pavia Italy Italy Solid State Circuit Society IEEE Italy IEEE Italy Semiconductor Laboratory Max Planck Institute of Terrestrial and Extrater- Restrial Physics Munich Germany New IP and Design Support of the Computer and Peripheral Group of ST-Microelectronics University of Bologna Italy Politecnico di Torino Italy Cadence Berkeley Laboratories United States STMicroelectronics Italy Bologna Italy Department of Electrical Engineering University of Pavia Italy CR and D ST-Microelectronics Agrate Brianza Italy

Multimedia applications are driving wireless network operators to add high-speed data services such as Edge (E-GPRS), WCDMA (UMTS) and WLAN (IEEE 802.11a,b,g) to the existing network. This creates the need for multi-mode cellular handsets that support a wide range of communication standards, each with a different RF freguency, signal bandwidth, modulation scheme, etc. This in turn generates several design challenges for the analog and digital building blocks of the physical layer. In addition to the above-mentioned protocols, mobile devices often include Bluetooth, GPS, FM-radio and TV services that can work concurrently with data and voice communication. Multi-mode, multi-band, and multi-standard mobile terminals must satisfy all these different reguirements. Sharing and/or switching transceiver building blocks in these handsets is mandatory in order to extend battery life and/or to reduce cost. Only adaptive circuits that are able to reconfigure themselves within the handover time can meet the design reguirements of a single receiver or transmitter covering all the different standards while ensuring seamless inter-interoperability. This paper presents analog and digital base-band circuits that are able to support GSM (with Edge), WCDMA (UMTS), WLAN and Bluetooth using reconfigurable building blocks. The blocks can trade off power consumption for performance on the fly, depending on the standard to be supported and the reguired QoS (Quality of Service) level. © 2006 IEEE.

关键词： computer terminals

来源：评论

学校读者我要写书评

暂无评论

Spectral content characterization for efficient image detection algorithm design

Spectral content characterization for efficient image detect...

引用

6th IEEE International Conference on computer and Information Technology, CIT 2006

作者： Park, Kyoung-Su Hong, Sangjin Park, Peom Mobile Systems Design Laboratory Department of Electrical and Computer Engineering Stony Brook University - SUNY Stony Brook NY 11794-2350 United States Department of Industrial and Information Engineering Ajou University Humintec Co. Ltd. Suwon Korea Republic of

ISBN: (纸本)076952687X

This paper presents spectral characterization for efficient image detection using hyperspectral processing technique. We investigate relationship between the number of bands used in the detection so that the minimum number of bands are used in the processing. This approach reduces computation and implementation complexity of the algorithms. Specifically, we considered contribution coefficient by each band and based on this coefficient, we heuristically select the bands for processing. We have shown that for effective detection, only small number of bands are needed. © 2006 IEEE.

关键词： Image analysis

来源：评论

学校读者我要写书评

暂无评论

A new structure for capacitor-mismatch-insentive multiply-by-two amplification

A new structure for capacitor-mismatch-insentive multiply-by...

引用

ISCAS 2006: 2006 IEEE International Symposium on Circuits and systems

作者： Zare-Hoseini, Hashem Shoaei, Omid Kale, Izzet Applied DSP and VLSI Research Group Department of Electronic Systems University of Westminster London Applied DSP and VLSI Research Centre Eastern Mediterranean University KKTC Mersin 10 Gazimagusa IC Design Laboratory Electrical and Computer Engineering Department University of Tehran Tehran Iran

ISBN: (纸本)0780393902

A new approach to achieve a switched-capacitor multiply-by-two gain-stage with reduced sensitivity to capacitors' mismatches is presented in this paper. It is based on sampling fully differential input signals onto both plates of the input capacitors rather than sampling onto one plate of the capacitors with the other tied to a reference. It uses one operational amplifier (op-amp) in two phases to produce the gain of two (×2). Comparing to the conventional multiply-bytwo gain-stage, the mismatches between the capacitors has a much smaller influence on the accuracy of the gain of two (×2). Analytical and circuit-level analysis of the architecture and the conventional structure are presented using a generic 0.35μm CMOS technology. © 2006 IEEE.

关键词： Capacitors

来源：评论

学校读者我要写书评

暂无评论

VoMESH: voice over wireless MESH networks

VoMESH: voice over wireless MESH networks

引用

IEEE Conference on Wireless Communications and Networking

作者： Kyungtae Kim Sangjin Hong Mobile Systems Design Laboratory Department of Electrical and Computer Engineering Stony Brook University-SUNY Stony Brook NY USA

In this work, we focus on increasing network utilization to support real-time applications, especially voice over IP, in 802.11b wireless mesh network. For increasing capacity, we investigate on two directions: use of packet aggregation and utilize of header compression. Although aggregation reduces 802.11 MAC overhead, it also increases delay. We present a distributed multihop aggregation algorithm that uses the "natural" waiting time in the interface queue of packets in a loaded network. Header compression can relax the VoIP protocol overhead, but it also introduces the signaling overhead. In our work, we propose a zero-length header compression algorithm integrated with packet aggregation, which doesn't need to depend on the signaling mechanism to recover the context discrepancy between compressor and decompressor. The above performance optimization techniques are experimented in the NS2 simulator. The experimental results show an increase of 12 times for a six hop string when all optimizations are used

关键词： Wireless mesh networks Internet telephony Protocols Mesh networks Costs Delay Spread spectrum communication Telecommunication traffic Traffic control Communication system security

来源：评论

学校读者我要写书评

暂无评论

Guarantee of service expectation level and fairness by precise queue weight allocation in AF PHB

Guarantee of service expectation level and fairness by preci...

引用

IEEE Conference on Wireless Communications and Networking

作者： Sangkil Jung Sangjin Hong Mobile Systems Design Laboratory Department of Electrical and Computer Engineering Stony Brook University-SUNY Stony Brook NY USA

Assured forwarding per-hop behavior (AF PHB) is a forwarding scheme for providing QoS in DiffServ networks. It defines four classes and three drop precedence, where buffer space and bandwidth are defined as forwarding resources for each AF class (J. Heinanen et al., 1999). RIO (D.D. Clark and W. Fang, 1998) could be used as drop policy in a DiffServ router. AF PHB could be implemented by WRR, WFQ, CBQ, etc. When network managers provide AF PHB using the scheduling mechanisms, they want to guarantee accurate achievement of service expectation level, which results from precise queue weight allocation to each AF class with respect to forwarding resources, i.e., buffer space and bandwidth. In order to provide a guideline for the precise queue weight allocation, this paper proposes a simple analytical model for AF PHB designed on RIO and M/M/1 queue, and uses this model to obtain queue weight equation (QWE), which performs fine calculation of queue weight for AF classes. Average buffer space and bandwidth allocated for each AF class are used in derivation of QWE. The model verification is performed by simulation in which we use WRR for simplicity. Simulation results show that the QWE supports an accurate allocation of the forwarding resources, and, as a result, makes four AF classes achieve fairness as well as service expectation levels

关键词： Bandwidth Queueing analysis Resource management Quality of service Diffserv networks Mobile computing Laboratories computer networks design engineering Guidelines

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：