检索结果-内蒙古大学图书馆

Corrigendum to ‘Mist CVD technology for gallium oxide deposition: A review’ [Mater. Today Phys. 49(2024) 101604]

Materials Today Physics 2025年 50卷

作者： Suhao Yao Yifan Yao Maolin Zhang Xueqiang Ji Shan Li Weihua Tang Innovation Center for Gallium Oxide Semiconductor (IC-GAO) College of Integrated Circuit Science and Engineering Nanjing University of Posts and Telecommunications Nanjing 210023 China National and Local Joint Engineering Laboratory for RF Integration and Micro-Packing Technologies Nanjing University of Posts and Telecommunications Nanjing 210023 China

来源：评论

学校读者我要写书评

暂无评论

Complete Timing Model of ECSM Lookup Table for CMOS Inverter 8

Complete Timing Model of ECSM Lookup Table for CMOS Inverter

引用

8th International Conference on Integrated Circuits and microsystems, ICICM 2023

作者： Wang, Jiawei Guo, Jingjing Zhao, Dongmin Cai, Zhikuang Nanjing University of Posts and Telecommunications College of Integrated Circuit Science and Engineering Nanjing China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of Rf Integration and Micro-Assembly Technology Nanjing China

ISBN: (纸本)9798350318517

In the early days, engineers used non-linear delay models (NLDM) to estimate the circuit delay information. However, the accuracy of NLDM lookup table (LUT) decreases with the continuous change of the process, which makes the delay estimation become a difficult problem. Therefore, the effective current source model (ECSM) is proposed. The ECSM is a LUT composed of input transition time (TR) and load capacitance (CL), which can save the threshold crossing point (TCP) of the output waveform to better estimate the delay. However, the timing model is needed to reduce re-presentations, due to the high cost of building the library of ECSM. In this work, we present a timing model of the complete ECSM LUT for a CMOS inverter. The timing model is divided into two cases with a total of five regions. The proposed timing model is further analyzed by judging the value of threshold crossing points' voltage (VTCP) and drain to source saturation voltage (Vdsat), and the model is simplified for different threshold crossing points. Compared with the simulation results of HSPICE, the model is accurate with a maximum error of 2.35% and a maximum average error of 0.45%, which reduces the repetitive simulation of HSPICE. © 2023 IEEE.

关键词： Table lookup

来源：评论

学校读者我要写书评

暂无评论

A 14-ppm/V 1.5-ppm/°C Reference Voltage Source with a Wide Input Range of 4.5-35V 8

A 14-ppm/V 1.5-ppm/°C Reference Voltage Source with a Wide ...

引用

8th International Conference on Integrated Circuits and microsystems, ICICM 2023

作者： Du, Yifei Wang, Xin Wu, Wei Han, Zhenhua Qi, Zhiwei Wang, Zixuan Hu, ShanWen Nanjing University of Posts and Telecommunications College of Integrated Circuit Science and Engineering Nanjing China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of Rf Integration and Micro-Assembly Technology Nanjing China

ISBN: (纸本)9798350318517

This work presents a high-precision and wide-input-range reference voltage source based on a 180nm BCD process. The reference voltage source generates a constant voltage of 2.5V under the supply voltage ranging from 4.5V to 35V. Both a pre-regulator with current extraction, and high-order curvature compensation are proposed in this work. The current extraction circuit greatly improves the stability of output voltage, and the high-order term of VBE in Bipolar Junction Transistor (BJT) is used for temperature compensation to achieve an output voltage with a low temperature coefficient. Simulation results show that a line regulation of 14ppm/V is achieved, and an average temperature coefficient is 1.5ppm/°C over the range of -45°C to 125°C. In addition, the Power Supply Rejection Ratio (PSRR) is 102.82dB at 10Hz. © 2023 IEEE.

关键词： Temperature

来源：评论

学校读者我要写书评

暂无评论

A Wide-Range and High-Linearity Timing Generator with 1.25ps-Resolution 8

A Wide-Range and High-Linearity Timing Generator with 1.25ps...

引用

8th International Conference on Integrated Circuits and microsystems, ICICM 2023

作者： Chen, Tianyang Wang, Qianyu Wang, Ze Qi, Zhiwei Han, Zhenhua Liu, Lu Hu, Shanwen Nanjing University of Posts and Telecommunications College of Intergrated Circuit Science and Engineering Nanjing China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of Rf Integration and Micro-Assembly Technology Nanjing China

ISBN: (纸本)9798350318517

In this paper, a wide range and high resolution of the timing generator circuit is introduced. A high precision delay phase locked loop (DLL) technology is proposed, which uses two identical locking loops to offset the static phase error, realizes accurate delay locking and improves the circuit resolution. In the temperature range of -20 80°C, and the test clock signal ranges from 100KHz to 5GHz, the resolution is 1.25ps and covers a timing adjustment range of 10.4ns, with nonlinear INL less than 0.7 LSB and DNL less than 0.5 LSB. © 2023 IEEE.

关键词： Phase locked loops

来源：评论

学校读者我要写书评

暂无评论

A High-Precision Delay Faults Testing Technique Based on the Improved DWR Structure 8

A High-Precision Delay Faults Testing Technique Based on the...

引用

8th International Conference on Integrated Circuits and microsystems, ICICM 2023

作者： Liu, Xiaoting Zhang, Xuewei Hong, Haofei Zhou, Guopeng Wang, Zixuan Cai, Zhikuang Nanjing University of Posts and Telecommunications College of Integrated Circuit Science and Engineering Nanjing China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of Rf Integration and Micro-Assembly Technology Nanjing China

ISBN: (纸本)9798350318517

Aiming at the challenge of testing delay faults in through silicon via (TSV) of Chiplets, a high-precision delay faults testing technique based on the improved die wrapper register (DWR) is proposed. Relying on time-to-digital converter (TDC) embedded in the original DWR, transitional signal is propagated in delay chains and conversed into a digital signal to observe whether there is the delay fault. The double delay chains are constructed by two kinds of XOR gates with different delays. The conversion with high precision is achieved by dividing the transition signal into continuous small time-intervals. With the improved test access port controller (TAPC) circuit, the time to configure effective test path is greatly reduced and the delay test can be realized without additional external interfaces. The simulation results demonstrate that delay faults can be detected within the precision of 11.246ps and the time of test configuration is reduced. © 2023 IEEE.

关键词： Frequency converters

来源：评论

学校读者我要写书评

暂无评论

Research on Space-Time Orbital Angular Momentum Antenna Array Based on Sequential Control 13

Research on Space-Time Orbital Angular Momentum Antenna Arra...

引用

13th International Conference on microwave and Millimeter Wave technology, ICMMT 2021

作者： Weijie, Gong Yumei, Chang Zhenliang, Zhou Tao, Zhu Ye, Han National And Local Joint Engineering Laboratory Of RF Integration And Micro-Assembly Technology 9 Wenyuan Rd Nanjing210035 China Nanjing University Of Posts And Telecommunications 9 Wenyuan Rd Nanjing210035 China

ISBN: (纸本)9781665434379

In this paper, the principle and influence factors of orbital angular momentum (OAM) electromagnetic (EM) waves generated by space-time antenna array (STAA) have been studied. A STAA is formed by introducing the time parameter as a new dimension to the traditional antenna array. The amplitude and phase weighting of the traditional antenna array can be easily realized through the time weighting of the STAA, so the OAM can be generated by the STAA. At the same time, in order to show the influence of the radiation characteristics of antenna array on the generation of OAM waves, a circular patch antenna array that can work at 2.45GHz is designed and simulated to verify the proposal. According to the simulation results, one can conclude that, the number of modes of OAM generated by the STAA is determined by the STAA's bandwidth and the frequency of the switching function. More modes of OAM waves can be generated by reducing the switching frequency or broadening the antenna bandwidth. © 2021 IEEE.

关键词： Antenna arrays

来源：评论

学校读者我要写书评

暂无评论

High-Flatness and Broadband Comb Generator Chip 16

High-Flatness and Broadband Comb Generator Chip

引用

16th IEEE International Conference on Solid-State and Integrated Circuit technology, ICSICT 2022

作者： Yang, Wang Qi, Qian Yufeng, Guo Yi, Zhang Nanjing Vocational University of Industry Technology Nanjing China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of Rf Integration and Micro-Assembly Technology Nanjing China Nanjing University of Posts and Telecommunications Nanjing China

ISBN: (数字)9781665469067

ISBN: (纸本)9781665469067

Based on the signal analysis theory, we build a system-level model to explore the correlation between the narrow pulse signal and its frequency property. Using the high frequency InP HBT devices, this paper designed a broadband comb generator chip. Compared with the traditional method, the chip gets the advantages of high flatness, low power consumption and low input power in the form of active monolithic integrated circuit. Simulation results show that this comb generator can cover 0.1GHz~30GHz frequency band, with amplitude flatness under 12.1dBc and power consumption less than 0.5W. © 2022 IEEE.

关键词： Monolithic integrated circuits

来源：评论

学校读者我要写书评

暂无评论

Multi-instantiated Block Top-layer Routing Technique Based on Steiner Tree Algorithm

Multi-instantiated Block Top-layer Routing Technique Based o...

引用

2023 International Symposium of Electronics Design Automation, ISEDA 2023

作者： Yang, Hang Chen, Junyuan Cai, Zhikuang Guo, Jingjing Guo, Yufeng College of Integrated Circuit Science and Engineering Nanjing University of Posts and Telecommunications Nanjing210003 China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of RF Integration and Micro-Assembly Technology Nanjing210003 China

ISBN: (纸本)9798350304510

As the scale of chips becomes larger and larger, the time and labor cost of the overall design of a large single chip becomes higher and higher. Therefore, it has become a widely adopted solution to divide one large-scale design into several smaller blocks and realize the functions of each block respectively. In this paper, a multi-instantiated block routing technique is proposed based on the improved Steiner tree algorithm. The algorithm divides wire networks into grids and uses FLUTE to construct and decompose the minimum rectangular Steiner tree of all multipin wire networks, which will decompose any multi-pin connection into several two-pin connections. It abstracts the functions of multi-instantiated blocks involved, and adds fixed pins on the edge of them. The routing process will be conducted inside every block respectively. In order to verify the accuracy and validity of the proposed method, a series of verification experiments are carried out, which shows that the proposed multi-instantiated block routing algorithm can effectively reduce the path redundancy caused by multiple pass-throughs in blocks and improve the routing process efficiency. © 2023 IEEE.

关键词： Routing algorithms

来源：评论

学校读者我要写书评

暂无评论

Multi-Instantiation Top-Level Routing Technique Based on Decision Negotiation Algorithm 6

Multi-Instantiation Top-Level Routing Technique Based on Dec...

引用

6th International Conference on Electronics technology, ICET 2023

作者： Yang, Hang Zhang, Xuewei Cai, Zhikuang Nanjing University of Posts and Telecommunications College of Integrated Circuit Science and Engineering Nanjing210003 China Nanjing University of Posts and Telecommunications National and Local Joint Engineering Laboratory of Rf Integration and Micro-Assembly Technology Nanjing210003 China

ISBN: (纸本)9798350337693

With the development of integrated circuit, multi-instantiated block technology is considered as a reliable optimization direction of chip design, which can effectively save the storage and labor cost in the development process, but brings new challenges to the top layer routing at the same time. On this basis, a multi-instantiation top-level routing algorithm based on decision negotiation is designed in this paper, which effectively solves the problems of multi-instantiated block routing, including long routing time and too long path length. In this paper, a non-uniform grid form is proposed to formulate alternative path sets and determine alternative routing channels between endpoints. The decision extraction and decision evaluation algorithms are used to deal with the path redundancy and short circuit problems generated by multiple instantiations. The feasible solution is determined by improved BFS (Breadth First Search) algorithm on the candidate decision set. The optimal solution with the shortest path in Manhattan is determined by iterative decision evaluation in the feasible solution. In order to verify the accuracy and effectiveness of the proposed method, a verification experiment is conducted in this paper for a number of multi-instantiation modules within 100. The experimental results show that the routing time of the proposed multi-instantiation top-level routing algorithm based on decision negotiation is between 0.1s and 3s, and the ratio of the path length to the standard value is over 95%, on the basis of a 100% success ratio. © 2023 IEEE.

关键词： Routing algorithms

来源：评论

学校读者我要写书评

暂无评论

Dual-band and dual-polarized repeater antenna for wearable applications

Dual-band and dual-polarized repeater antenna for wearable a...

引用

2018 IEEE MTT-S International Wireless Symposium, IWS 2018

作者： Li, Kai Xu, Li-Jie Duan, Zhu Tang, Yiming Bo, Yaming National and Local Joint Engineering Laboratory of RF Integration and Micro-Assembly Technology Nanjing University of Posts and Telecommunications Nanjing210023 China Research Center of Applied Electromagnetics Nanjing University of Information Science and Technology Nanjing210044 China

ISBN: (纸本)9781538663462

A novel dual-band repeater antenna is presented for wearable applications in this paper, covering 2.45 GHz (2.4-2.485 GHz) and 5.8 GHz (5.725-5.875 GHz) industrial scientific medical (ISM) bands. By utilizing stacked structure, different polarization properties are achieved at two bands for the proposed antenna. At 2.45 GHz ISM band, circular polarization property is achieved by adopting a truncated patch at the bottom layer, meeting the demands of communication with implants. While at 5.8 GHz ISM band intended for off-body communication, shorted circular patch is introduced, forming a monopole-like radiation pattern with linear polarization property. © 2018 IEEE.

关键词： Directional patterns (antenna)

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：