咨询与建议

限定检索结果

文献类型

  • 3 篇 会议

馆藏范围

  • 3 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 理学
    • 1 篇 物理学
  • 1 篇 工学
    • 1 篇 冶金工程
    • 1 篇 电子科学与技术(可...

主题

  • 1 篇 metal-insulator ...
  • 1 篇 mim capacitors
  • 1 篇 manufacturing pr...
  • 1 篇 chemicals
  • 1 篇 dielectric break...
  • 1 篇 large scale inte...
  • 1 篇 copper
  • 1 篇 dielectric measu...
  • 1 篇 surfaces
  • 1 篇 process control
  • 1 篇 plasma measureme...
  • 1 篇 surface roughnes...
  • 1 篇 clocks
  • 1 篇 integrated circu...
  • 1 篇 testing
  • 1 篇 breakdown voltag...
  • 1 篇 electric breakdo...
  • 1 篇 robustness
  • 1 篇 design methodolo...
  • 1 篇 logic design

机构

  • 1 篇 advanced process...
  • 1 篇 acm research cor...
  • 1 篇 lsi logic corpor...
  • 1 篇 advanced module ...
  • 1 篇 process module d...
  • 1 篇 lsi logic corpor...
  • 1 篇 process technolo...

作者

  • 1 篇 m. martin
  • 1 篇 t. remmel
  • 1 篇 ho f.
  • 1 篇 catabay w.
  • 1 篇 j. pallinti
  • 1 篇 wright p.
  • 1 篇 wang d.
  • 1 篇 lu m.
  • 1 篇 s. lakshminaraya...
  • 1 篇 j. walls
  • 1 篇 barth w.
  • 1 篇 kwak l.
  • 1 篇 pallinti j.
  • 1 篇 p. wright
  • 1 篇 d.a. gajewski
  • 1 篇 lakshminarayanan...
  • 1 篇 reder s.

语言

  • 3 篇 英文
检索条件"机构=Process Module development and advanced research"
3 条 记 录,以下是1-10 订阅
排序:
An overview of stress free polishing of Cu with ultra low-k(k<2.0) films
An overview of stress free polishing of Cu with ultra low-k(...
收藏 引用
2003 IEEE International Interconnect Technology Conference, IITC 2003
作者: Pallinti, J. Lakshminarayanan, S. Barth, W. Wright, P. Lu, M. Reder, S. Kwak, L. Catabay, W. Wang, D. Ho, F. LSI Logic Corporation Advanced Process Module Development GreshamOR United States LSI Logic Corporation Advanced Technology Development MilpitasCA United States ACM Research Corporation FremontCA United States
An overview of the process performance of Stress Free Polishing technology (SFP) for copper removal at sub 90 nm nodes is presented in this paper. A brief description of the SFP process and polishing characteristics i... 详细信息
来源: 评论
Design rule methodology to improve the manufacturability of the copper CMP process
Design rule methodology to improve the manufacturability of ...
收藏 引用
IEEE International Conference on Interconnect Technology
作者: S. Lakshminarayanan P. Wright J. Pallinti Process Technology development LSI Logic Corporation Santa Clara CA USA Process Module development and advanced research Gresham OR USA
A systematic approach to generate design rules and layout guidelines for damascene metal layers that enhance the robustness and manufacturability of designs is presented. The intra-die sheet resistance variation due t... 详细信息
来源: 评论
TDDB evaluation of plasma-enhanced Si/sub 3/N/sub 4/ nitride capacitors in CMOS integration schemes
TDDB evaluation of plasma-enhanced Si/sub 3/N/sub 4/ nitride...
收藏 引用
International Symposium on Plasma- and process-Induced Damage
作者: D.A. Gajewski J. Walls M. Martin T. Remmel Advanced Module Integration and Development Laboratory Motorola Digital DNA Laboratories Tempe AZ USA Advanced Process Development & External Research Motorola Digital DNA Laboratories Tempe AZ USA
We present constant voltage (CV) time-dependent dielectric breakdown (TDDB) measurements of integrated metal-insulator-metal (MIM) capacitors with plasma-enhanced chemical vapor deposited Si/sub 3/N/sub 4/ nitride (PE... 详细信息
来源: 评论