This paper presents an overview of the recent systems, that combine inductive logic programming with genetic algorithms. The systems are described and then compared to their design and their behaviour with correct and...
详细信息
This paper presents an overview of the recent systems, that combine inductive logic programming with genetic algorithms. The systems are described and then compared to their design and their behaviour with correct and incorrect training data.
ETAPS 2000 was the third instance of the European Joint Conferences on Theory and Practice of Software. ETAPS is an annual federated conference that was established in 1998 by combining a number of existing and new co...
详细信息
ISBN:
(数字)9783540464259
ISBN:
(纸本)9783540672623
ETAPS 2000 was the third instance of the European Joint Conferences on Theory and Practice of Software. ETAPS is an annual federated conference that was established in 1998 by combining a number of existing and new conferences. This year it comprised ve conferences (FOSSACS, FASE, ESOP, CC, TACAS), ve satellite workshops (CBS, CMCS, CoFI, GRATRA, INT), seven invited lectures, a panel discussion, and ten tutorials. The events that comprise ETAPS address various aspects of the system de- lopment process, including speci cation, design, implementation, analysis, and improvement. The languages, methodologies, and tools which support these - tivities are all well within its scope. Di erent blends of theory and practice are represented, with an inclination towards theory with a practical motivation on one hand and soundly-based practice on the other. Many of the issues involved in software design apply to systems in general, including hardware systems, and the emphasis on software is not intended to be exclusive.
作者：
HANNA, ENSIGN JOHN H.MILLAN, ENSIGN HAROLD E.The Authors are 1966 graduates of the United States Coast Guard Academy. For the past year they have been engaged in the Academy Scholars Program
which allows selected First Class Cadets at the Academy to devote the greater percentage of their academic hours to advanced study. Their investigation was entitled “Project AMTRAP” Automated Methods for Translating and Patching in Hybrid Systems. It concerned itself with the development of automatic methods for programming analog computers and the design and construction of a simple hybrid system for test purposes. Their work in the project forms the basis for this paper. They are currently assigned as student engineers on Coast Guard Cutters Ensign Hanna on the CASTLE ROCK in Boston Massachusetts and Ensign Millan on the MENDOTA based in Wilmington North Carolina. Both are members of the Institute of Electrical and Electronics Engineers.
This paper illustrates the power of extending Language Driven Engineering (LDE) with Domain-Specific Natural Languages (DSNLs) through a case study on two levels. Both cases benefit from the characteristic decompositi...
详细信息
A challenge of writing concurrent message-passing programs is ensuring the absence of partial deadlocks, which can cause severe memory leaks in long-running systems. The Go programming language is particularly suscept...
详细信息
We analyse two translations from the synchronous into the asynchronous π-calculus, both without choice, that are often quoted as standard examples of valid encodings, showing that the asynchronous π-calculus is just...
详细信息
Moore's Law will continue to increase the number of transistors on die for a couple of decades, as silicon technology moves from 65nm today to 45nm, 32 nm and 22nm in the future. Since the power and thermal constr...
详细信息
The problem of diagnostics of broken rotor bars in an induction (IM) motor based on its current signals is considered. The proposed fault detection technique is based on filtering the current signal in the region arou...
详细信息
ISBN:
(数字)9798331518752
ISBN:
(纸本)9798331518769
The problem of diagnostics of broken rotor bars in an induction (IM) motor based on its current signals is considered. The proposed fault detection technique is based on filtering the current signal in the region around the frequency 7f, where f is the power supply frequency, and further obtaining its envelope using the Hilbert Transform. Scalograms are constructed from the envelopes using a Continuous Wavelet Transform and form a training dataset for the Convolutional Neural Network (CNN) classifier. In real industrial conditions, we have a lack of defective data which is simulated in this paper. It is shown that a CNN model trained on normal data obtained under different motor operating conditions and defective data obtained under one operating mode will poorly detect a defect when changing the operating mode. The reason for this lies in the characteristic defect frequencies change with the change in the operating mode. A data augmentation method based on spectrum distortion is proposed to solve this problem. We distort the spectrum of a real defective signal taking into account its structure and create synthetic data that simulate missing defective signals with different operating conditions. The paper presents the experimental rig and dataset, and shows that the spectral distortion-based augmentation technique significantly improves the performance of the CNN model under conditions of insufficient defective training data.
Moore's Law will continue to increase the number of transistors on die for a couple of decades, as silicon technology moves from 65nm today to 45nm, 32 nm and 22nm in the future. Since power and thermal constraint...
详细信息
ISBN:
(纸本)1595936025
Moore's Law will continue to increase the number of transistors on die for a couple of decades, as silicon technology moves from 65nm today to 45nm, 32 nm and 22nm in the future. Since power and thermal constraints increase with frequency, multi-core or many-core microprocessors will be the way of the future. In the near future, hardware platforms will have sixteen or more cores on die to achieve more than one Tera Instructions Per second (TIPs) computation power. These cores will communicate each other through an on-die interconnect fabric with more than one TB/s on-die bandwidth and less than 30 cycles latency. Off-die D-cache will employ 3D stacked memory technology to tremendously increase off-die cache/memory bandwidth and reduce the latency. Fast copper flex cables will link CPU-DRAM on socket and optical silicon photonics will provide up to one Tb/s I/O bandwidth between boxes. The hardware system with TIPs of compute power operating on terabytes of data make this a ?tera-scale? platform. What are the software implications with the hardware changes from uniprocessor to tera-scale platform with many cores as "the way of the future?" It will be a great challenge for programming environments to help programmers develop concurrent code for most client software. A good concurrent programming environment should extend existing programming languages that typical programmers are familiar with, and bring benefits for concurrent programming. There are many research topics. Examples topics include flexible parallel programming models based on needs from applications, better synchronization mechanisms such as Transactional Memory to replace simple ?Thread + Lock? structure, nested data parallel language primitives with new protocols, fine-grained synchronization mechanisms with hardware support, maybe fine-grained message passing, advanced compiler optimizations for the threaded code, and software tools in the concurrent programming environment. A more interesting proble
Primavera systems, a vendor for enterprise project management software, reports on adopting the Scrum agile development process. The changes made helped the company start delivering higher-quality software while impro...
详细信息
Primavera systems, a vendor for enterprise project management software, reports on adopting the Scrum agile development process. The changes made helped the company start delivering higher-quality software while improving the development team's quality of life. Today, Primavera's development team is a model for other companies looking to adopt agile processes.
暂无评论