In this project, the power electronic system technology for future high-performance charging systems along highways or large inner-city electric charging stations with several MVA system sizes with reduced material de...
详细信息
In this project, the power electronic system technology for future high-performance charging systems along highways or large inner-city electric charging stations with several MVA system sizes with reduced material de...
详细信息
ISBN:
(数字)9798350364446
ISBN:
(纸本)9798350364453
In this project, the power electronic system technology for future high-performance charging systems along highways or large inner-city electric charging stations with several MVA system sizes with reduced material demand is presented. The concept is based on a dC bus with 1.5 kV and corresponding high efficient power electronics to connect the vehicles to the dC grid. This approach leads to a cost-efficient system. Key components are an electrically isolateddC converter based on 2 kV SiC power modules and an inductive transformer with switching frequencies up to 50 kHz and an output power of 175 kW.
A fully integrated bow-tie antenna for the frequency range around 60 GHz is proposed which is designed for passive millimeter wave wireless sensor systems on-chip. Fabricated instandard bulk semiconductor technology, ...
详细信息
A fully integrated bow-tie antenna for the frequency range around 60 GHz is proposed which is designed for passive millimeter wave wireless sensor systems on-chip. Fabricated instandard bulk semiconductor technology, the radiation efficiency at 60 GHz is 20.9\% while thegain of the antenna is 0.2 dBi (gain in decibels with respect to an isotropic radiator). The return loss is higher than 13 dB, with a measured bandwidth including matching to 50 Ω of 2.5 GHz around 60 GHz making the antenna well suitable for low data rate sensors. The occupied chip size is 2.56 mm 2 . Furthermore, the influence of the ma- terial properties of the semiconductor, like the substrate height, substrate resistivity and permittivity on the antenna performance are discussed.
This paper presents a fully integrated 24 GHz single-stage rectifier which is designed for passive millimeter wave wireless systems on-chip. The rectifier is converting the rF power captured by the antenna into dC pow...
详细信息
This paper presents a fully integrated 24 GHz single-stage rectifier which is designed for passive millimeter wave wireless systems on-chip. The rectifier is converting the rF power captured by the antenna into dC power necessary to supply the active components of a passive radio-frequency identification (rFId)-tag. By increasing the sensitivity of the rectifier, the readrange of a passive rFId tag is maximized. The sensitivity is defined as the minimum input power necessary to achieve the output voltage with a given load. In the proposed work we target an output voltage of 1 V, a load of 200 kΩ and achieved a sensitivity of -14 dBm using a single-stage rectifier. The occupied chip size is 0.09 mm 2 , fabricated in a 130 nm BiCMOS technology. Furthermore, the used source pull technique is discussed, which is used to characterize the nonlinear time-variant rectifier in simulation and measurement.
Cloud computing has captured a substantial market share since the past few years. Changing need anddemands of cloud computing services is increasing till date. Cloud computing technology has given a very competitive ...
详细信息
Cloud computing has captured a substantial market share since the past few years. Changing need anddemands of cloud computing services is increasing till date. Cloud computing technology has given a very competitive opportunity to enhance the existing business and generate goodrevenue out of it. Various cloud computing services available with various specifications. It becomes difficult for new users who want to select a particular service from a reputed vendor. Here we have identified some parameters that can be used as a checklist to evaluate and select a particular cloud service and service provider. Also based on these parameter the reputation of a cloud service provider can also be determined.
The smallest high density embedded 0.78 /spl mu/m/sup 2/ 6T-SrAM cell for high performance 90 nm SoC applications was successively integrated by using leading edge technologies such as 193 nm ArF lithography, 1.2 nm g...
详细信息
The smallest high density embedded 0.78 /spl mu/m/sup 2/ 6T-SrAM cell for high performance 90 nm SoC applications was successively integrated by using leading edge technologies such as 193 nm ArF lithography, 1.2 nm gate oxide, 50 nm transistor and Cu dual damascene with low-K dielectric. Fully working for SrAM shows the SNM value above 200 mV. device current of 870 /spl mu/A//spl mu/m and 390 /spl mu/A//spl mu/m for NMOS and PMOS respectively is achieved at 1.0 V operation. reliability life time on hot carrier immunity shows more than 10 years.
The first process integration of Cu metallization and next generation CVd ultra low k (Trikon Orion ULK, k=2.2) is presented. The current process condition for a 130 nm node Cu/lowk (k=2.9) process is applied to Cu/UL...
详细信息
The first process integration of Cu metallization and next generation CVd ultra low k (Trikon Orion ULK, k=2.2) is presented. The current process condition for a 130 nm node Cu/lowk (k=2.9) process is applied to Cu/ULK and found to be suitable without major modifications. The comparison of post CMP measurement (dishing, erosion, peeling, and scratch) show no significant variation between control (k=2.9) and ULK. The electrical data indicates the successful integration of Cu and ULK. The interconnect capacitance is expected to reduce 20% at 0.1 /spl mu/m technology node using the ULK film.
A ship design methodology is presented fordeveloping hull forms that attain improved performance in both seakeeping andresistance. Contrary to traditional practice, the methodology starts with developing a seakeepin...
A ship design methodology is presented fordeveloping hull forms that attain improved performance in both seakeeping andresistance. Contrary to traditional practice, the methodology starts with developing a seakeeping-optimized hull form without making concessions to other performance considerations, such as resistance. The seakeeping-optimized hull is then modified to improve other performance characteristics without degrading the seakeeping. Presented is a point-design example produced by this methodology. Merits of the methodology and the point design are assessed on the basis of theoretical calculations and model experiments. This methodology is an integral part of the Hull Form design System (HFdS) being developed for computer-supported naval ship design. The modularized character of HFdS and its application to hull form development are discussed.
暂无评论