software product families are rarely created right away but they emerge when a domain becomes mature enough to sustain their long-term investments. The typical pattern is to start with a small set of products to quick...
详细信息
Simulation studies of telecommunication networks require a mechanism to transform self-similar processes into processes with arbitrary marginal distributions. The problem of generating a self-similar process of a give...
详细信息
Semantic caching services are very attractive for acting as core services to deliver and share data in Data Grids considering the large sizes of requested data, prolonged data transmission time, and low reliable netwo...
详细信息
In this paper, we propose a framework, called XAR-Miner, for mining ARs from XML documents efficiently and effectively. In XAR-Miner, raw XML data are first transformed to either an Indexed Content Tree (IX-tree) or M...
详细信息
Block (cyclic) channel coding standards for third generation cellular networks require the implementation of high-performance burst-error detection and correction algorithms. Galois field (GF) arithmetic is commonly u...
详细信息
Block (cyclic) channel coding standards for third generation cellular networks require the implementation of high-performance burst-error detection and correction algorithms. Galois field (GF) arithmetic is commonly used in this architecture for encoding and decoding error codes, however, many architectures still do not support dedicated functional units. This paper presents the design of a generic parallel finite-field GF (2/sup m/) multiplier targeted at DSP and embedded processors. As opposed to previous research, this design has the ability to utilize different primitive polynomials as an input, thereby, being able to be programmable. Moreover, a design is presented that is a combined binary and finite-field GF (2/sup m/) multiplier. Area, delay, and power dissipation results are presented from several ASIC libraries.
In this paper we introduce a new algorithm for planar orthogonal drawing of complete binary trees on the surface of a given simple rectilinear polygon. Our algorithm aims to uniformly distribute the vertices of the gi...
详细信息
In this paper we introduce a new algorithm for planar orthogonal drawing of complete binary trees on the surface of a given simple rectilinear polygon. Our algorithm aims to uniformly distribute the vertices of the given tree on the given surface and to reduce the total number of edge bends as much as possible. We also introduce a new linear time algorithm for bisecting simple (rectilinear) polygons, assuming the straight skeletons of the polygons are given. To our knowledge, this paper and the previous works of the authors are the first attempts for developing algorithms that draw trees on 2D surfaces which are bounded by simple (rectilinear) polygons.
In a mobile ad hoc network (MANET), packet broadcast is common and frequently used to disseminate information. Broadcast consume large amount of bandwidth resource, which is scarce in MANET environment. The problem is...
详细信息
One of the major issues that affect the performance of mobile ad hoc networks (MANET) is routing. Recently, position-based routing for MANET is found to be a very promising routing strategy for inter-vehicular communi...
详细信息
We present CHIARA, the programming language used to program CODACS (a general purpose dataflow architecture exploiting FPGA technology), and describe the compiling strategies leading from CHIARA programs to the CODACS...
详细信息
We present CHIARA, the programming language used to program CODACS (a general purpose dataflow architecture exploiting FPGA technology), and describe the compiling strategies leading from CHIARA programs to the CODACS dataflow graphs. CHIARA is a functional programming language based on Backus'FP. We designed both the language and the compiling tools in such a way that CHIARA programs can be efficiently compiled and run onto the overall architecture and CODACS platform-processors being, for the latter, also the low-level (assembly) programming language. Some preliminary experimental results are discussed, demonstrating that the CHIARA approach to CODACS programming is feasible and promising.
We present a technique for making a circuit ready for logic BIST by masking unknown values at its outputs. In order to keep the silicon area cost low, some known bits in output responses are also allowed to be masked....
详细信息
We present a technique for making a circuit ready for logic BIST by masking unknown values at its outputs. In order to keep the silicon area cost low, some known bits in output responses are also allowed to be masked. These bits are selected based on a stuck-at n-detection based metric, such that the impact of masking on the defect coverage is minimal. An analysis based on a probabilistic model for resistive short defects indicates that the coverage loss for unmodeled defects is negligible for relatively low values of n.
暂无评论