检索结果-内蒙古大学图书馆

International Electron Devices Meeting (IEDM)

作者： G. F. Jiao Z. X. Chen H. Y. Yu X. Y. Huang D. M. Huang N. Singh G. Q. Lo D.-L. Kwong Ming-Fu Li State Key Lab ASIC & System Department Microelectronics Fudan University Shanghai China Institute of Microelectronics Agency for Science Technology and Research Singapore School of EEE Nanyang Technological University Singapore Singapore

ISBN: (纸本)9781424456390;9781424456406

Tunneling n-FET reliability performance is studied for the first time by physical analysis and experimental measurements. (1) A new degradation mechanism by interface trap induced change of tunneling field and current I d is demonstrated. (2) Under PBTI or HC stress, there is a strong peak of vertical electric field E x at the gate/source overlapping region due to the P + doping of the source, inducing high interface trap degradation. These explain the large PBTI and HC degradation, very different from those observed in conventional n-MOSFETs.

关键词： Degradation Tunneling FETs Performance analysis Current measurement Electric variables measurement Stress measurement Time measurement Doping MOSFET circuits

来源：评论

学校读者我要写书评

暂无评论

Enhance SAT conflict analysis for model checking

Enhance SAT conflict analysis for model checking

引用

International Conference on asic

作者： Ming-e Jing Gengshen Chen Wenbo Yin Dian Zhou State Key Laboratory of ASIC & System Fudan University Shanghai China Electrical Engineering Department University of Texas at Dallas Richardson TX USA

Bounded model checking shows that satisfiability (SAT) problem can be widely used for model checking. The performance of SAT solver depends heavily on the quality of the learnt clauses in the conflict analysis process. Combining with the characters of model checking, we propose to add efficient implied clauses to the clause database to enhance the conflict analysis. Experimental results show that the average running time of our algorithm is reduced by 35% compared with the traditional FUIP algorithm.

关键词： Business continuity Databases Performance analysis Process design Testing Large-scale systems Design methodology Formal verification Interpolation Laboratories

来源：评论

学校读者我要写书评

暂无评论

Reed-Solomon Codec for a Reconfigurable Baseband Processing Platform

Reed-Solomon Codec for a Reconfigurable Baseband Processing ...

引用

International Conference on Wireless Communications, Networking and Mobile Computing (WiCom)

作者： Qingqing Yang Xiaofang Zhou Gerald E. Sobelman State Key Laboratory of ASIC & System Fudan University Shanghai China Department of Electrical and Computer Engineering University of Minnesota Minneapolis MN USA

This paper presents the VLSI design of a multi-mode Reed-Solomon codec. Our decoder design is based on the modified Euclidean (ME) algorithm and shares hardware between the ME algorithm and the computation part of the Chien search. With its ability to support a variety of RS(n, k, t) code parameters (0 les n les 255), (0 les t les 8) as well as different finite fields GF(2 m ), (3 les m les 8), this RS codec design is suitable for use in a reconfigurable baseband processing platform. Synthesis results indicate that this codec operates at a maximum frequency of 177 MHz and has a peak data processing rate of 1416 Mbps.

关键词： Reed-Solomon codes Codecs Baseband Very large scale integration Decoding Algorithm design and analysis Hardware Galois fields Frequency synthesizers Data processing

来源：评论

学校读者我要写书评

暂无评论

Software Defined Radio architecture using a multicasting Network-on-Chip

Software Defined Radio architecture using a multicasting Net...

引用

International Conference on Information, Communications and Signal Processing

作者： Woojoon Lee Shuang Zhao Xiaofang Zhou Gerald E. Sobelman Department of Electrical and Computer Engineering University of Minnesota Minneapolis MN USA State Key Laboratory of ASIC and System Fudan University Shanghai China

ISBN: (纸本)9781424446568

Software Defined Radio (SDR) allows dynamically changing protocols and functions in order to provide flexible, multiple-standard services to users. A reconfigurable baseband architecture having a set of coarse-grained, heterogeneous execution units is one strategy which can meet this requirement. However, while we can integrate a large number of execution units onto a chip, conventional bus structures may not be able to support the amount of traffic between the functional units due to the shared nature of the bus. In this paper, an SDR baseband platform is mapped onto two different types of on-chip networks, a multicasting CDMA-based network and a conventional 2D-mesh network. Synthesis is performed for both cases using a 0.13 micron CMOS technology library and comparative results for performance and area are provided.

关键词： Software radio Computer architecture Network-on-a-chip Baseband Multiaccess communication CMOS technology Wireless communication Application specific integrated circuits Delay Scalability

来源：评论

学校读者我要写书评

暂无评论

Power-aware FPGA packing algorithm

Power-aware FPGA packing algorithm

引用

International Conference on asic

作者： M. Yang Hongying Xu A.E.A. Almaini State Key Laboratory of ASIC & Systems Department of Microelectronics Fudan University China Napier University Edinburgh UK School of Engineering Napier University Edinburgh UK

Field-programmable gate array (FPGA) packing is one of abstraction levels in the FPGA CAD design flow which is aimed to pack logic components into clusters. As a result, the cluster-based FPGA can significantly improve timing, routability and power consumption as well. This paper proposes a novel packing algorithm using priori wire length estimation before actual routing taken apart. In addition, global placement was taken apart before packing to have additional placement information, which is also guided for the algorithm to selectively pack closely related module into one cluster. Experimental results show that power-aware packing algorithm achieves 5% power reduction on average compared to traditional algorithm.

关键词： Field programmable gate arrays Logic Clustering algorithms Energy consumption Circuit simulation Routing Power dissipation Computational modeling Design automation Switches

来源：评论

学校读者我要写书评

暂无评论

Memory Effect of Metal-Insulator-Silicon Capacitors with SiO2/HfO2/Al2O3 Dielectrics

引用

中国物理快报（英文版） 2008年第5期25卷 1908-1911页

作者： LIAO Zhong-Wei HUANG Yue ZHANG Min SUN Qing-Qing DING Shi-Jin ZHANG Wei State Key Laboratory of ASIC and System School of MicroelectronicsFudan UniversityShanghai 200433

Charge trapping characteristics of the metal-insulator-silicon (MIS) capacitors with Si02/HfO2/AlO3 stacked dielectrics are investigated for memory applications.A capacitance-voltage hysteresis memory window as large as 7.3 V is achieved for the gate voltage sweeping of ±12 V,and a fiat-band voltage shift of 1.5 V is observed in terms of programming under 5 V and I ***,the time- and voltage-dependent charge trapping characteristics are also demonstrated,the former is related to charge trapping saturation and the latter is ascribed to variable tunnelling barriers for electron injecting and discharging under different voltages.

关键词： FLASH MEMORY OVER-ERASE SONOS GATE DEVICES OXIDE CELL

来源：评论

学校读者我要写书评

暂无评论

Transmission enhancement properties of double-layered metallic hole arrays

引用

Chinese Optics Letters 2008年第10期6卷 791-793页

作者：肖功利姚翔纪新明周嘉包宗明黄宜平 The State Key Laboratory of ASIC and System Department of MicroelectronicsFudan UniversityShanghai 200433 Information and Communications CollegeGuilin University of Electronic TechnologyGuilin 541004 The State Key Laboratory of ASIC and System Department of MicroelectronicsFudan UniversityShanghai 200433

We report experimental results on enhanced light transmission through double-layered （Ag/Au） metallic hole arrays within a skin-depth. Zero-order transmission spectrums are characterized as a function of Ag film＇s thickness, which extends from 5/15, 5/6 to approximately 5, where 5 is a skin-depth. In contrast with other reported results （Refs. [11 - 13]） in single-layered metallic hole arrays, our experimental results show much more dramatic properties of transmission process dependent on sub-5 thickness. It is shown that there is no negligible transmission enhancement at 5/15. At 5/6, much higher transmission efficiency can be achieved. With film＇s thickness being close to 5, the transmission efficiency declines contrarily. Simultaneously, the corresponding resonant peak also slightly moves toward the shorter wavelength. It is proposed that the coupling of surface plasmon polaritons （SPPs） at Ag/Au interface within 5 is involved in the process.

关键词： Light transmission Metallic soaps Skin

来源：评论

学校读者我要写书评

暂无评论

Artificial Modulation of Ferroelectric Thin Films into Antiferroelectric through H^＋ Implantation for High-Density Charge Storage

引用

Chinese Physics Letters 2008年第5期25卷 1871-1874页

作者：张燕均费瑾文汤庭鳌江安全 ASIC & System State Key Lab Department of Microelectronics Fudan University Shanghai 200433

Hydrogen ions are implanted into Pb（Zro.3Tio.7）03 1014 ions/cm^2. Pseudo-antiferroelectric behaviour in thin films at the energy of 40keV with a flux of 5 x the implanted thin films is observed, as confirmed by the measurements of polarization versus electric hysteresis loops and capacitance versus voltage curves. X-ray diffrac- tion patterns show the film structures before and after H＋ implantation both to be perovskite of a tetragonal symmetry. These findings indicate that hydrogen ions exist as stable dopants within the films. It is believed that the dopants change domain-switching behaviour via the boundary charge compensation. Meanwhile, time dependence of leakage current density after time longer than lOs indicates the enhancement of the leakage cur- rent nearly in one order for the implanted film, but the current at time shorter than i s is mostly the same as that of the original film without the ionic implantation. The artificial tailoring of the antiferroelectric behaviour through H＋ implantation in ferroelectric thin films is finally proven to be achievable for the device application of high-density charge storage.

关键词： supernova explosion proto-neutron star shock wave

来源：评论

学校读者我要写书评

暂无评论

Improvement of Atomic-Layer-Deposited Al2O3/GaAs Interface Property by Sulfuration and NH3 Thermal Nitridation

引用

Chinese Physics Letters 2008年第11期25卷 3954-3956页

作者：施煜孙清清董琳刘晗丁士进张卫 State Key Laboratory of ASIC and System Department of Mieroeleetronics Fudan University Shanghai 200433

Fermi level pinning at the interface between high-h gate dielectric and GaAs induced by unstable native oxides is a major obstacle for high performance GaAs-based metal-oxide-semiconductor （MOS） devices. We demonstrate the improved Al2O3/GaAs interracial characteristics by （NH4）2S immersion and NH3 thermal pretreatment prior to A1203 deposition. X-ray photoelectron spectroscopy （XPS） analysis confirms that sulfuration of GaAs surface by （NH4 ）2S solution can effectively reduce As-O bonds while Ga-O bonds and elemental As still exist at Al2O3 /GaAs interface. However, it is found that N incorporation during the further thermal nitridation on sulfurated GaAs can effectively suppress the native oxides and elemental As in the sequent deposition of Al2O3. Atomic force microscopy （AFM） shows that the further thermal nitridation on sulfurated GaAs surface can also improve the surface roughness.

关键词： the power-law exponents precipitation durative abrupt precipitation change

来源：评论

学校读者我要写书评

暂无评论

Unified SW/HW multi-thread programming model supporting dynamic reconfiguration

引用

Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics 2009年第6期21卷 736-745页

作者： Wang, Ying Zhou, Xuegong You, Hongjun Peng, Chenglian Department of Computing and Information Technology Fudan University Shanghai 200433 China State Key Laboratory of ASIC and System Fudan University Shanghai 200433 China

This paper presents a unified software/hardware multi-thread programming model supporting dynamic reconfiguration (SHUMDR) and its hierarchical structure for data stream driven applications in reconfigurable systems. Through hardware thread interface design and operating system kernel extension, this model makes it easy for designers to implement software/hardware partition from the unified thread view. The experimental results on data encryption/decryption application show that both the time overhead and resource utilization of unified thread abstraction are at low level. Moreover, SHUMDR could exploit programmable flexibility while effectively maintaining hardware task's performance.

关键词： Hierarchical systems

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：