A fast interconnect capacitance extraction engine is realized and presented here. Employing a fast multipole accelerated Generalized Minimal Residual (GMRES) based three-dimensional (3-D) field solver, this software t...
详细信息
The properties of the Ruthenium(Ru)/TaN as copper diffusion barrier in copper low dielectric constant material(low-k) metallization were studied by sheet resistance,X-ray diffraction(XRD),X-ray photoelectron spectrosc...
详细信息
ISBN:
(纸本)1424401607
The properties of the Ruthenium(Ru)/TaN as copper diffusion barrier in copper low dielectric constant material(low-k) metallization were studied by sheet resistance,X-ray diffraction(XRD),X-ray photoelectron spectroscopy(XPS),transmission electron microscopy(TEM) and electrical Current leakage-Voltage ***,Ru and TaN thin films were deposited by ion beam sputtering *** resistance and XRD results demonstrate that there was little inter-diffusion with ascending annealing *** XPS spectra indicate that Ru was partially oxidized and no inter reaction with low-k was *** images show that copper appeared into barriers when the sample was annealed at 400℃/30min, and it is revealed that copper diffused into low-k at 500℃/30min from theⅠ-Ⅴtest.
The reaction between Ni and amorphous SiGeC thin film on SiO substrate is *** point probe(FPP),X-ray diffraction(XRD) and Auger electron spectroscopy(AES) depth profiling are used to check the sheet resistance,t...
详细信息
ISBN:
(纸本)1424401607
The reaction between Ni and amorphous SiGeC thin film on SiO substrate is *** point probe(FPP),X-ray diffraction(XRD) and Auger electron spectroscopy(AES) depth profiling are used to check the sheet resistance,the phase formation and atomic distribution during the *** is found that comparing with Ni reaction withα-SiGe,thephase change of Ni reaction withα-SiGeC is *** 700℃annealing a tetragonal phase ofη-NiSi is formed during the Ni reaction withα-*** atoms diffuse to the surface at a higher temperature and cause the lattice constant decrease of the formed Ni(SiGe) film.
A capacitive step-down converter in 0.25 μm CMOS using a linear mode pre-regulator is presented. The linear pre-regulator operates both in pulse frequency mode under low load conditions and in current mode under high...
详细信息
A 1.9 GHz down-conversion CMOS mixer with a novel folded Gilbert cell, intended for use in GSM1900 (PCS1900) low-IF receivers, is fabricated in a RF 0.18 μm CMOS process. The prototype demonstrates good performance a...
详细信息
A 1.9 GHz down-conversion CMOS mixer with a novel folded Gilbert cell, intended for use in GSM1900 (PCS1900) low-IF receivers, is fabricated in a RF 0.18 μm CMOS process. The prototype demonstrates good performance at an intermediate frequency of 100 kHz. It achieves a conversion gain of 6 dB, SSB noise figure of 18.5 dB (1 MHz IF), and IIP3 11.5 dBm while consuming a 7 mA current from a 3.3 V power supply.
Fixed polarity canonical OR-coincidence (COC) expansions based on inclusive-OR and OR operations are dual forms of fixed polarity Reed-Muller expansions. Traditionally, they are obtained from maxterms of canonical pro...
详细信息
Fixed polarity canonical OR-coincidence (COC) expansions based on inclusive-OR and OR operations are dual forms of fixed polarity Reed-Muller expansions. Traditionally, they are obtained from maxterms of canonical products-of-sum (CPOS) expansions. Two conversion methods are proposed for generating fixed polarity COC expansions. The first proposed method called maxterm method is based on traditional maxterm method. Fast conversion speed is achieved after the coefficients were divided into several segments to reduce the duplication of the calculation. The second proposed method called minterm method generates fixed polarity COC expansions directly from programmable logic array (PLA) files. The minterm method can on average achieve 37.57% speed improvement over the maxterm method. Both algorithms outperform published work significantly
In this paper, a spectral stochastic collocation method (SSCM), is proposed for the capacitance extraction of interconnects with either on-chip process variations or off-chip rough surfaces. The proposed method is bas...
详细信息
In this paper, a spectral stochastic collocation method (SSCM), is proposed for the capacitance extraction of interconnects with either on-chip process variations or off-chip rough surfaces. The proposed method is based on the stochastic spectral method combined with sparse grid technique, and has several advantages over the existing methods. Compared with the perturbation method, the stochastic spectral method based on homogeneous chaos expansion has exponential convergence rate, which makes it very promising for parasitic extraction with process variations. Furthermore, the sparse grid technique significantly reduces the amount of sampling points compared with Monte Carlo method, and greatly saves the computation time for capacitance extraction. Numerical experiments have demonstrated that SSCM can achieve higher accuracy while having the same efficiency compared with the existing methods
A capacitive step-down converter in 0.25μm CMOS using a linear mode pre-regulator is *** linear pre-regulator operates both in pulse frequency mode under low load conditions and in current mode under high output *** ...
详细信息
ISBN:
(纸本)1424401607
A capacitive step-down converter in 0.25μm CMOS using a linear mode pre-regulator is *** linear pre-regulator operates both in pulse frequency mode under low load conditions and in current mode under high output *** pulse frequency mode the pre-regulator limits the charge current of the capacitor network improving the electromagnetic compatibility. Under high load conditions the converter operates in a current mode which means that the switched capacitors are clocked with a fixed duty cycle ratio and the regulation of the output voltage is performed by the pre-regulator.
JTAG defines a serial interface to access test-dedicated logic embedded in integrated circuits. As an extension, a test platform based on JTAG standard can support general verifications and debug functions for SOC. Th...
详细信息
ISBN:
(纸本)1424401607
JTAG defines a serial interface to access test-dedicated logic embedded in integrated circuits. As an extension, a test platform based on JTAG standard can support general verifications and debug functions for SOC. The paper presents an on-chip debug system based on JTAG standard for embedded microprocessors. It provides powerful functions for the system. For example, hardware breakpoints, single step execution mode, monitoring the registers, programming. An all-registers structure is used to support quick all-registers monitoring functions. Moreover, the paper contributes to the research of no-gap transfer of debug functions
A differential equation for calculating squeeze-film air damping in slotted plates is developed by modifying the Reynolds equation. A term is added to account for the effect of airflow through the slots on the air dam...
详细信息
A differential equation for calculating squeeze-film air damping in slotted plates is developed by modifying the Reynolds equation. A term is added to account for the effect of airflow through the slots on the air damping of the plate. The end effect of the airflow in the slots is also treated by substituting an effective channel length for the geometric channel length (i.e. the thickness of the plate). The damping pressure distribution, damping force, and damping force coefficient of the slotted plates can be found by solving the equation under appropriate boundary conditions. With restrictions on the thickness and the lateral dimensions of the slotted plate removed, the equation provides a useful tool for analysing the squeeze-film air damping effect of slotted plates with finite thickness and finite lateral dimensions. For a typical slotted plate structure, the damping force coefficient obtained by this equation agrees well with that generated by ANSYS.
暂无评论