检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

1,510 篇 会议
1,291 篇 期刊文献

馆藏范围

2,801 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,859 篇 工学
- 911 篇 计算机科学与技术...
- 648 篇 软件工程
- 356 篇 电子科学与技术（可...
- 274 篇 电气工程
- 268 篇 控制科学与工程
- 248 篇 信息与通信工程
- 178 篇 动力工程及工程热...
- 176 篇 机械工程
- 145 篇 光学工程
- 138 篇 仪器科学与技术
- 115 篇 生物工程
- 108 篇 材料科学与工程（可...
- 80 篇 化学工程与技术
- 76 篇 核科学与技术
- 64 篇 土木工程
- 62 篇 交通运输工程
- 54 篇 力学（可授工学、理...
- 52 篇 生物医学工程（可授...
- 50 篇 建筑学
- 45 篇 环境科学与工程（可...
946 篇 理学
- 400 篇 物理学
- 379 篇 数学
- 129 篇 生物学
- 129 篇 系统科学
- 98 篇 统计学（可授理学、...
- 86 篇 化学
331 篇 管理学
- 271 篇 管理科学与工程(可...
- 89 篇 工商管理
- 60 篇 图书情报与档案管...
58 篇 医学
- 50 篇 临床医学
34 篇 经济学
33 篇 农学
26 篇 法学
8 篇 军事学
4 篇 教育学
2 篇 艺术学
1 篇 文学

主题

107 篇 computer archite...
106 篇 hadron colliders
70 篇 laboratories
63 篇 hardware
50 篇 optimization
47 篇 delay
45 篇 computational mo...
44 篇 bandwidth
43 篇 computer science
37 篇 circuit faults
35 篇 deep learning
33 篇 benchmark testin...
32 篇 wireless sensor ...
32 篇 clocks
30 篇 routing
29 篇 neural networks
28 篇 w & z bosons
28 篇 algorithm design...
28 篇 protocols
28 篇 energy efficienc...

机构

221 篇 state key labora...
213 篇 university of ch...
152 篇 centro brasileir...
151 篇 national and kap...
151 篇 yerevan physics ...
150 篇 istanbul technic...
149 篇 universidad iber...
149 篇 university of sp...
148 篇 charles universi...
147 篇 indian institute...
146 篇 brunel universit...
146 篇 academy of scien...
146 篇 department of ph...
145 篇 university of de...
144 篇 imperial college...
143 篇 rwth aachen univ...
142 篇 indian institute...
141 篇 institute for nu...
139 篇 università di to...
138 篇 zhejiang univers...

作者

113 篇 g. tonelli
113 篇 d. barney
113 篇 l. valencia palo...
113 篇 t. liu
113 篇 c. hensel
113 篇 a. garcia-bellid...
113 篇 a. steen
113 篇 n. cartiglia
113 篇 n. colino
113 篇 f. moortgat
113 篇 b. clerbaux
113 篇 g. sultanov
113 篇 m. a. ciocci
113 篇 k. lamichhane
113 篇 s. maselli
112 篇 a. babaev
112 篇 v. karjavine
112 篇 e. migliore
112 篇 p. avery
112 篇 l. silvestris

语言

2,601 篇 英文
135 篇 中文
62 篇 其他

检索条件"机构=State Key Laboratory of Computer System and Architecture"

共 2801 条记录，以下是2511-2520 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Verification Web Services Composition Based on OWL-S

Verification Web Services Composition Based on OWL-S

引用

International Symposium on Knowledge Acquisition and Modeling, KAM

作者： Hong Xia Zengzhi Li State key Laboratory of Networking and Switch Technology Beijing University of Posts and Telecommunications Beijing China Institute of Computer System Architecture and Network Xi''an Jiaotong University Xi'an Shaanxi China

In order to ensure the correctness and reliability of Web services composition based on OWL-S, verify the interaction protocol of Web services. It is provided that three lay architecture. Composition service based on OWL-S, GA model is the middle model and the Promela model is the verification model, SPIN as a model validator. The OWL-S composition Web services transform a top-down conversation protocol process into a GA model, use WAST tool into Promela model, the SPIN tool analysis and verification structure and performance of composition services. This method is flexibility and scalability which provide a solution for Web services composition model verification.

关键词： Web services XML Protocols state-space methods Scalability Service oriented architecture computer architecture Switches Automata Asynchronous communication

来源：评论

学校读者我要写书评

暂无评论

Efficient Physical Design Methodology for Reducing Test Power Dissipation of Scan-Based Designs

Efficient Physical Design Methodology for Reducing Test Powe...

引用

International Conference on Networking, architecture, and Storage (NAS)

作者： Jun Xu Xiangku Li Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China Chinese Academy of Sciences Beijing China

Scan-based test methodology is used to resolve the sequential-test problem but suffers from high power dissipation. In this paper, we propose a scheme to prevent transitions of scan chain from reflecting into the circuit line. It not only can save 23% power consumption without performance loss, but also can be easily implemented with popular industrial design tools.

关键词： Design methodology Power dissipation Circuit testing Automatic test pattern generation Sequential analysis Registers computer architecture system testing Logic Controllability

来源：评论

学校读者我要写书评

暂无评论

Flip-Flop Selection for Transition Test Pattern Reduction Using Partial Enhanced Scan

Flip-Flop Selection for Transition Test Pattern Reduction Us...

引用

Pacific Rim International Symposium on Dependable Computing

作者： Songwei Pei Huawei Li Xiaowei Li Chinese Academy of Sciences Beijing China Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China

Enhanced scan delay testing approach can achieve high transition delay fault coverage by a small size of test pattern set but with significant hardware overhead. Although the implementation cost of launch on capture (LOC) approach is relatively low, the generated pattern set for testing delay faults is typically very large. In this paper, we present a novel flip-flop selection method to combine the respective advantages of the two approaches, by replacing a small number of selected regular scan cells with enhanced scan cells, thus to reduce the overall volume of transition delay test patterns effectively. Moreover, higher fault coverage can also be obtained by this approach compared to the standard LOC approach. Experimental results on larger ISCAS-89 and ITC-99 benchmark circuits using a commercial test generation tool show that the volume of test patterns can be reduced by over 70% and the transition delay fault coverage can be improved by up to 8.7%.

关键词： Flip-flops Delay Circuit testing Lab-on-a-chip Circuit faults Test pattern generators system testing Hardware Costs Timing

来源：评论

学校读者我要写书评

暂无评论

A Low-Complexity Synchronization Based Cache Coherence Solution for Many Cores

A Low-Complexity Synchronization Based Cache Coherence Solut...

引用

International Conference on computer and Information Technology (CIT)

作者： Wei Lin DongRui Fan He Huang Nan Yuan XiaoChun Ye Chinese Academy of Sciences Beijing China Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China

computer architectures make a dramatic turn away from improving single-processor performance towards improved parallel performance through integrating many cores in one chip. However, providing directory based coherence protocols for these platforms is too complex and expensive. As a substitute, we propose a synchronization based cache coherence solution, which uses different cache policies according to three flexible software guided scopes (exclusion, producer and consumer scopes) to solve the data-race and coherence problem. Furthermore, this protocol implements word dirty bits (only one bit per word is needed in each L1 cache line) and a special hardware synchronization manager (HSM) to support multi-writer, the write-validate policy and to eliminate the remote un-cache spinning at the ldquoflagrdquo. We evaluate Godson-T, a platform supporting this protocol, against an idealized interleaved dual tag directory based protocol on the Splash2 and two bioinformatics benchmarks. The performance of the synch-based protocol is degraded only at 3.2% on average, but the real chip area is reduced at 32% even if the overhead of HSM is included.

关键词： Protocols computer architecture Hardware Concurrent computing Costs Network-on-a-chip Coherence Tiles Information technology Helium

来源：评论

学校读者我要写书评

暂无评论

Variation-Aware Scheduling for Chip Multiprocessors with Thread Level Redundancy

Variation-Aware Scheduling for Chip Multiprocessors with Thr...

引用

Pacific Rim International Symposium on Dependable Computing

作者： Jianbo Dong Lei Zhang Yinhe Han Guihai Yan Xiaowei Li Chinese Academy of Sciences Beijing China Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China

Thread-level redundancy in Chip Multiprocessors(TLR-CMP) is efficient for soft error tolerance. Process variation causes core-to-core (C2C) performance asymmetry across a chip, which should be taken into consideration for application scheduling. In this paper, two types of variations beyond C2C are introduced, i.e., inter-pair and intra-pair variation in TLR-CMP. Intra-pair performance asymmetry can affect the performance of applications differently. Based on the above observation, we firstly formalize the variation aware scheduling in TLR-CMP as a 0-1 programming problem,to maximize the system weighted throughput. An efficient scheduling algorithm, named IntraVarF&AppSen, is then proposed to tackle this problem, which can be proved to be optimal when the number of applications to be scheduled is equal to the number of core pairs. Simulation on a 64-core CMP shows 2.8%-4% improvement in weighted throughput when compared to prior VarF&AppIPC algorithm.

关键词： Yarn Job shop scheduling Redundancy Throughput Scheduling algorithm Cathode ray tubes computer architecture Error analysis Transistors Multiprocessing systems

来源：评论

学校读者我要写书评

暂无评论

Design of New Hash Mapping Functions

Design of New Hash Mapping Functions

引用

International Conference on computer and Information Technology (CIT)

作者： Fenglong Song Zhiyong Liu Dongrui Fan Junchao Zhang Lei Yu Nan Yuan Wei Lin Chinese Academy of Sciences Beijing China Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China

Conflict can decrease performance of computer severely, such as bank conflicts reduce bandwidth of interleave multibank memory systems and conflict misses reduce effective on-chip capacity, and this incurs much conflict miss further. Conflicts can be avoided by a suitable address mapping scheme which maps the most frequently occurring patterns conflict-free. In this paper, we present a new XOR-based mapping scheme, called XORM, which focuses on multi-bank shared cache of on-chip many-core architecture. The XORM mapping scheme can map arbitrary bits of address to set indices and compute each set index bit as XOR of a transpositional subset of the bits in the address. Then, we analyze necessary characteristics of an address mapping scheme to avoid conflict in many-core architecture. Next, we give a case study to design optimal hash functions based on XORM scheme for skewed-associative cache. Finally, we introduce another case study, in which we illustrate how to design an XORM mapping scheme with lower implementation cost, complexity and computing latency in shared cache of chipped many-core architecture. The evaluated results show the effectiveness of XORM mapping scheme.

关键词： computer architecture Delay Bandwidth Costs Information technology Laboratories system-on-a-chip Hardware High performance computing Polynomials

来源：评论

学校读者我要写书评

暂无评论

Scaling the Performance of Tiled Processor architectures with On-Chip-Network Topology

Scaling the Performance of Tiled Processor Architectures wit...

引用

The Second International Joint Conference on Computational Science and Optimization(CSO 2009)(2009 国际计算科学与优化会议)

作者： Yongqing Ren Hong An Ming Cong Guang Xu Li Wang Department of Computer Science and Technology University of Science and Technology of China Hefei 230026 China Key Laboratory of Computer System and Architecture Chinese Academy of Sciences Beijing 100080 China

The trend in wire delays due to resistance is becoming a significant problem for microprocessor designers, forcing radically new tiled microprocessor architecture designs. This type of architecture will necessarily incorporate on-chip networks topology. This paper examines a few of the possible on-chip network topology in the context of tiled processor architectures. Firstly, by investigating some proposed tiled processor architecture, we observe that the on-chip network interconnecting is the critical design point in the architectures. After that, we discuss the candidate topologies of on-chip network topology that satisfy these properties. Finally, a detailed experimental evaluation of these networks topology is presented to highlight the scalability and performance of these tiled processor architectures. Results show that we can achieve performance improvement by modifying basic mesh appropriately according to the granularity of the tile within technology restrictions.

关键词： Tiles Network topology Wire Network-on-a-chip Microprocessors Delay Switches computer architecture Process design Registers

来源：评论

学校读者我要写书评

暂无评论

Accelerate Cache Simulation with Generic GPU

Accelerate Cache Simulation with Generic GPU

引用

International Conference on computer and Information Technology (CIT)

作者： Wan Han Gao Xiaopeng Wang Zhiqiang State Key Laboratory of Virtual Reality Technology and System School of Computer Science and Engineering Beihang University Beijing China

Trace-driven cache simulation is the most widely used method to evaluate different cache structures. Several techniques have been proposed to reduce the simulation time of sequential trace-driven simulation. An obvious way to achieve fast parallel simulation is to simulate the individual independent sets of a cache concurrently on different compute resources. We propose improvements to current trace-driven simulation methods to make them faster and more economical. This paper considers the use of generic GPU to accelerate cache simulation which exploits set-partitioning as the main source of parallelism. We develop more efficient parallel simulation techniques by introducing more knowledge into the compute unified device architecture (CUDA) on the GPU. Our experimental result shows that the new algorithm can produce performance results for a number of set-associative caches in just a single simulation run and still produce the exact results.

关键词： Acceleration Computational modeling Concurrent computing Graphics Parallel processing computer architecture computer simulation Analytical models Partitioning algorithms Kernel

来源：评论

学校读者我要写书评

暂无评论

Study on Fine-Grained Synchronization in Many-Core architecture

Study on Fine-Grained Synchronization in Many-Core Architect...

引用

ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing (SNPD)

作者： Lei Yu Zhiyong Liu Dongrui Fan Fenglong Song Junchao Zhang Nan Yuan Chinese Academy of Sciences Beijing Beijing CN Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China

The synchronization between threads has serious impact on the performance of many-core architecture. When communication is frequent, coarse-grained synchronization brings significant overhead. Thus, coarse-grained synchronization is not suitable for this situation. However, the overhead of fine-grained synchronization is still small when the communication is frequent. For the many-core architecture which supports fine-grained synchronization with on-chip storage, we propose fine-grained synchronization algorithms for scientific computation application 2-D wavefront and LU decomposition. At first, according to the memory access mode, an efficient method of data allocation is proposed. Then, way of thread partition and synchronization are discussed. Finally, we estimate the two algorithms based on Godson-T many-core architecture. The results of experiments show that the relative speedup is almost linear and the execution time is only 53.2 % of the coarse-grained synchronization. After the global barriers are eliminated, LU decomposition achieved 13.1% performance improvement. Moreover, the experiments prove that the fine-grained mechanism is able to improve the performance of processor and it has a good scalability.

关键词： Frequency synchronization computer architecture Yarn Parallel processing Distributed computing Concurrent computing Delay Programming profession Partitioning algorithms Wire

来源：评论

学校读者我要写书评

暂无评论

Evaluation Method of Synchronization for Shared-Memory On-Chip Many-Core Processor

Evaluation Method of Synchronization for Shared-Memory On-Ch...

引用

International Symposium on Parallel and Distributed Processing with Applications, ISPA

作者： Fenglong Song Zhiyong Liu Dongrui Fan He Huang Nan Yuan Lei Yu Junchao Zhang Chinese Academy of Sciences Beijing Beijing CN Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China

On-chip many core architecture is an emerging and promising computation platform. High speed on-chip communication and abundant chipped resources are two outstanding advantages of this architecture, which provide an opportunity to implement efficient synchronization scheme. The practical execution efficiency of synchronization scheme is critical to this platform. However, there are few researches on systematic evaluation method of choice synchronization schemes for on-chip many core processors, and effect of dedicated hardware support in this context. So we focus on the evaluation method and criterion of synchronization scheme on the platform. Firstly, we present several criterions proper to on-chip many core architecture, that is, absolute overhead of synchronization operation, the transferring time between different synchronization operations, overhead caused by load imbalance, and the network congestion caused by synchronization operation. Secondly, we illustrate how to design microbenchmarks which one dedicated to evaluate a performance criterion respectively. Finally, we implement these microbenchmarks and synchronization schemes on an on-chip many core processor with shared level-two cache and AMD Opteron commercial chip multi-processor, respectively. And we analyze effect of dedicated hardware support. Results show that the most overhead of synchronization is caused by load imbalance and serialization on synchronization point. It also shows that synchronization scheme supported with dedicated hardware can improve its performance obviously for chipped many-core processor.

关键词： computer architecture Hardware Yarn Costs system-on-a-chip Concurrent computing Distributed computing Network-on-a-chip Distributed processing Application software

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共281页 << < 248 249 250 251 252 253 254 255 256 257 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：