检索结果-内蒙古大学图书馆

computer Science and Information Engineering, CSIE, WRI World Congress on FLAGGED

作者： Zhijie Xu Jianqin Zhang Xiwu Dai School of Science Beijing University of Civil Engineering and Architecture Beijing China The Institute of Geographical Sciences and Natural Resources Research State Key Laboratory of Resources and Environmental Information System Beijing China

In this paper we address the problem of identifying the similarity measure for face recognition. The similarity measure plays an important role in pattern classification. However, with reference to 2D image matrix based methods for face recognition, such as two dimensional principal component analysis (2DPCA), where the features extracted are matrixes instead of single vectors, studies on the similarity measure are quite few. We propose a new method to identify the similarity measure by boosting, which is called boosted similarity measure. Experimental results on two famous face databases show that generally the proposed method outperforms the state of the art methods.

关键词： Boosting Face recognition Covariance matrix Principal component analysis Pattern classification Feature extraction Assembly Volume measurement computer science Civil engineering

来源：评论

学校读者我要写书评

暂无评论

Voltage control scheme in distribution network with double feed induction generator wind farm

引用

WSEAS Transactions on Circuits and systems 2009年第8期8卷 709-718页

作者： Zhao, Jingjing Li, Xin Hao, Jutao State Key Laboratory of Power Transmission Equipment and System Security and New Technology Chongqing University 400044 Chongqing China School of Optical-Electrical and Computer Engineering University of Shanghai for Science and Technology 200093 Shanghai China

This paper presents the particle swarm optimization (PSO) for reactive power and voltage control (Volt/Var Control) in distribution system considering DFIG wind farm. In this paper, the reactive power output of DFIG wind farm has been considered as the control variables in the Volt/Var Control scheme by considering the reactive power compensation capability of DFIG. The minimization of total system real power loss and voltage deviation are utilized as an objective and the PSO is used to determine the reactive power output of DFIG wind farm, tap positions of load tap changer transformers (LTC) and numbers of the capacitor banks. Finally, the proposed scheme is applied to the 33-node distribution system. The results indicate that the proposed Volt/Var control scheme can improve the voltage profiles of distribution networks on a large scale.

关键词： Wind turbines

来源：评论

学校读者我要写书评

暂无评论

HPP-Controller: An intra-node controller designed for connecting heterogeneous CPUs

HPP-Controller: An intra-node controller designed for connec...

引用

IEEE International Conference on Cluster Computing

作者： Qiang Li Panyong Zhang Ninghui Sun Chinese Academy and Sciences China Chinese Academy of Sciences Beijing Beijing CN National Research Center of Intelligent Computing Systems Institute of Computing Technology Key Laboratory of Computer System and Architecture Chinese Academy and Sciences China

Heterogeneity is considered as a solution for supercomputers to scale to petascale. Many systems which are composed of general CPUs and special processing units such as Cells, GPGPUs and FPGAs have been implemented. In these systems, CPU needs interact with special processing units to process data together, thus communications between these heterogeneous processing units become a key problem, and the communication subsytem should provide low latency and high bandwidth. In this paper, we propose HPP-Controller, which is designed for connecting two different types of CPUs (AMD and Loongson) in one node. It connects heterogeneous CPUs on top of no-coherent HyperTransport (HT) fabric and supports Global Physical Address Space. We implement a FPGA-based prototype and evaluate it via experiments. Initial results show that HPP-Controller has low latency of 0.75 us and high bandwidth close to bandwith of HT links.

关键词： Joining processes Central Processing Unit Delay Bandwidth Supercomputers Petascale computing Control systems Field programmable gate arrays Access protocols Sun

来源：评论

学校读者我要写书评

暂无评论

A Highly Efficient Inter-domain Communication Channel

A Highly Efficient Inter-domain Communication Channel

引用

International Conference on computer and Information Technology (CIT)

作者： Hongyong Zang Kuiyan Gu Yaqiong Li Yuzhong Sun Dan Meng Chinese Academy of Sciences Beijing China Institute of Computing Technology Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy and Sciences Beijing China Dongxin Geology Research Institute of Shengli Oilfield Dongying Shandong China

With virtual machine technology, distributed services deployed in multiple cooperative virtual machines, such as multi-tier Web services, may reside on one physical machine. This situation requires an efficient inter-domain communication channel, and meanwhile transparency and security should be guaranteed, for diverse existing distributed applications are serving on plenty of machines. In this paper, we have implemented a highly efficient inter-domain communication channel, called SChannel, with full transparency to both user applications and network protocol stack, and security between guest domains on Xen platform. Between two co-resident domains, SChannel establishes a two-way shared memory channel with elastic size, which is set up using static shared memory mechanism, instead of high-cost dynamic shared memory. Furthermore, SChannel avoids one additional copy from the shared data channel on the receiver domain side. In our evaluation using a number of standard benchmarks, SChannel increases the throughput 5 times than standard inter-domain mechanism offered by the hypervisor. Compared with other typical transparent inter-domain communication mechanism, SChannel achieves approximately 44.5% improvement of throughput, and reduces more than 3500 CPU cycles per packet.

关键词： Communication channels Virtual machine monitors Virtual machining Protocols Throughput Hardware Data security Costs Distributed computing Physics computing

来源：评论

学校读者我要写书评

暂无评论

pService: Towards Similarity Search on Peer-to-Peer Web Services Discovery

pService: Towards Similarity Search on Peer-to-Peer Web Serv...

引用

International Conference on Advances in P2P systems (AP2PS)

作者： Gang Zhou Jianjun Yu National Digital Switching System Engineering and Technological Research and Development Center China State Key Laboratory of Software Development Environment Beihang University China Computer Network Information Center Chinese Academy and Sciences China

We present the design of pService system for P2P Web services discovery supporting similarity search with its locality-preserving feature based on modified Skip Graph. In pService, the most important property (e.g. service name) of a service is viewed as the indexing key of a peer node. The other properties are extracted as multiattributes which would be mapped into one-dimensional indices using HSFC (Hilbert Space Filling Curve), and assigned to membership vector of the peer node. These two features help to support similarity search in two aspects: peer nodes with similar indexing keys would be distributed neighborly, peer nodes with similar indices will connect to each other through routing table. Our evaluation showed that the pService performs considerable Web services discovery efficiency.

关键词： Peer to peer computing Web services Indexing Routing Hilbert space Filling Search engines Data structures Switching systems Design engineering

来源：评论

学校读者我要写书评

暂无评论

A parallel optimization model for massive data stream application

引用

Ruan Jian Xue Bao/Journal of Software 2009年第SUPPL. 1期20卷 23-33页

作者： Sun, Xiao-Juan Sun, Ning-Hui Lei, Bin Key Laboratory of Technology in Geo-Spatial Information Processing and Application System Institute of Electronics The Chinese Academy of Sciences Beijing 100190 China Key Laboratory of Computer System and Architecture Institute of Computing Technology The Chinese Academy of Sciences Beijing 100190 China

While computing is entering a new phase in which CPU improvements are driven by the addition of multiple cores on a single chip, rather than higher frequencies. Parallel processing on these systems is in a primitive stage, and requires the explicit use and knowledge of underlying thread architecture. Based on the features of massive data stream application, this paper proposes three-level pipelining programming model of multithreading system, which realizes the new synchronization mechanism with no contention of shared structures and is capable to provide differential service for data streams. Then the paper applies the new model to remote sensing information processing system and backbone network intrusion detection system, and evaluates the improved system on several multicore platforms. In performance analysis, the optimized effects of backbone network intrusion detection system are evaluated in several aspects of throughput scalability on both SPARC T1 and x86 platforms, the impacts of different multithreading mapping methods on throughput, and the comparison of response time and service quality before and after optimization. The experimental results show that the system throughput has good scalability on both platforms, the values of response time are greatly improved and the prioritized streams achieve better response time with the differential service mechanism. © by Institute of Software, the Chinese Academy of Sciences. All rights reserved.

关键词： Metadata

来源：评论

学校读者我要写书评

暂无评论

DFTT4CWS: A Testing Tool for Composite Web Services Based on Data-Flow

DFTT4CWS: A Testing Tool for Composite Web Services Based on...

引用

Web Information systems and Applications Conference (WISA)

作者： Jun Hou Lei Xu School of Computer Science and Engineering South-East University Nanjing China China Telecom Jiangsu Hongxin System Integration Company Limited Nanjing China State Key Laboratory for Novel Software Technology Department of Computer Science and Technology Nanjing University Nanjing China

For large and complex composite Web services which are composed by BPEL and a set of WSDL and XSD documents, we urgently need the aid of the tools in designing and selecting test cases. However, most of mature testing tools which generate test data with the information of WSDL are used for single service while the research for composition remains in the realm of theory. So we apply the theory of data-flow testing and try to develop a testing tool for Web services composition which can automatically detects harmful data-flow anomalies and generate test paths according to all kinds of data flow coverage criteria.

关键词： Web services Automatic testing Application software system testing computer science Sequential analysis Information systems Data engineering Design engineering Telecommunications

来源：评论

学校读者我要写书评

暂无评论

Design-for-Testability Features and Test Implementation of a Giga Hertz General Purpose Microprocessor

引用

Journal of computer Science & Technology 2008年第6期23卷 1037-1046页

作者：王达胡瑜李华伟李晓维 Key Laboratory of Computer System and Architecture Institute of Computing TechnologyChinese Academy of Sciences Graduate University of Chinese Academy of Sciences

This paper describes the design-for-testability （DFT） features and low-cost testing solutions of a general purpose microprocessor. The optimized DFT features are presented in detail. A hybrid scan compression structure was executed and achieved compression ratio more than ten times. Memory built-in self-test （BIST） circuitries were designed with scan collars instead of bitmaps to reduce area overheads and to improve test and debug efficiency. The implemented DFT framework also utilized internal phase-locked loops （PLL） to provide complex at-speed test clock sequences. Since there are still limitations in this DFT design, the test strategies for this case are quite complex, with complicated automatic test pattern generation （ATPG） and debugging flow. The sample testing results are given in the paper. All the DFT methods discussed in the paper are prototypes for a high-volume manufacturing （HVM） DFT plan to meet high quality test goals as well as slow test power consumption and cost.

关键词： microprocessor design-for-testability test generation built-in self-test at-speed testing

来源：评论

学校读者我要写书评

暂无评论

Femtosecond laser pulse generation in an erbium-doped ring cavity fiber laser with a single-wall carbon-nanotube saturable absorber

Femtosecond laser pulse generation in an erbium-doped ring c...

引用

Pacific Rim Conference on Lasers and Electro-Optics (CLEO/Pacific Rim)

作者： Yue Cai Chun Zhou Ling Ren Peng Li Kaili Jiang Zhigang Zhang Institute of Quantum Electronics State Key Laboratory of Advanced Optical Communication System and Networks School of Electronics Engineering and Computer Science Beijing Normal University Beijing China Tsinghua-Foxconn Nanotechnology Research Center Tsinghua University Beijing China

We demonstrate a new saturable absorber mirror coated with thin-film single-wall carbon nanotubes. Using such a device, we build a T-type ring cavity fiber laser and obtained pulses of 586 fs.

ISBN: (纸本)9781424438303

We demonstrate a new saturable absorber mirror coated with thin-film single-wall carbon nanotubes. Using such a device, we build a T-type ring cavity fiber laser and obtained pulses of 586 fs.

关键词： Erbium-doped fiber lasers Ring lasers Pulse generation Carbon nanotubes Laser mode locking Optical fiber polarization Optical retarders Mirrors Silver Collimators

来源：评论

学校读者我要写书评

暂无评论

Tradeoff cache between latency and capacity in chip multiprocessors

引用

Jisuanji Yanjiu yu Fazhan/computer Research and Development 2009年第1期46卷 167-175页

作者： Xiao, Junhua Feng, Zijun Zhang, Longbing Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences Beijing 100190 China Graduate School Chinese Academy of Sciences Beijing 100049 China

Chip multiprocessors (CMP) have become the main stream microprocessor architecture. In CMP, the cache, especially the last level cache, is the critical part of its performance and becomes a focus of current research activities. CMP cache faces the conflicting requirements of satisfying both latency and capacity, and has to trade off between techniques that reduce off-chip and cross-chip misses. The private cache design minimizes the cache access latency but reduces the total effective cache capacity. The shared cache design maximizes the effective cache capacity but incurs long hit latency. In this paper, a CMP cache design (tradeoff cache between latency and capacity, TCLC) is proposed. TCLC is a private and shared hybrid design. TCLC can dynamically identify the cache blocks' shared type and optimize them respectively. The private type is optimized through migration policy, the shared read-only type is optimized through replication policy, and the shared read-write type is optimized through center placement policy. TCLC tries to make cache access latency close to private design, and effective cache capacity close to shared design, which can mitigate the impact of the wire delay and reduce the average memory access latency. The experiment results indicate that this proposal performs 13.7% better than a private cache and 12% better than a shared cache.

关键词： Economic and social effects

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：