The FFT processor is used for OFDM-based UWB wireless communication system. 64/128 points FFT is employed in the processor by using mixed-radix algorithm to meet the requirement of different UWB systems. The FFT proce...
详细信息
ISBN:
(纸本)0863416446
The FFT processor is used for OFDM-based UWB wireless communication system. 64/128 points FFT is employed in the processor by using mixed-radix algorithm to meet the requirement of different UWB systems. The FFT processor, using the pipelined parallel structure, the register reusing architecture and the shift-add algorithm, can reach a device utilization of 100% and a 500 MS/s throughput rate (FPGA based), which meets the specification of UWB system.
Bayesian Optimization(BO) is a technique used widely in optimizing analog circuit design (D-dimensions), which is expensive to evaluate. However, BO only performs well in low or medium dimension scenarios, scaling it ...
详细信息
In the versatile video coding (VVC) proposed by the Joint Video Exploration Team (JVET), the quad-Tree with the nested multi-Type tree (QTMT) partition scheme has been adopted based on the quadtree structure in the hi...
详细信息
This paper deals with the design of a dual-mode equalizer for QAM demodulator in FPGA. The fractionally spaced mode is supported as well as conventional symbol-spaced mode without changing the clock rate. The equalize...
详细信息
In this paper, a pipeline Reed-Solomon decoder based on time domain decoding technique is presented. High throughput is achieved by parallel computation in the modified Euclid algorithm block, and the complex control ...
详细信息
ISBN:
(纸本)0780366778
In this paper, a pipeline Reed-Solomon decoder based on time domain decoding technique is presented. High throughput is achieved by parallel computation in the modified Euclid algorithm block, and the complex control circuit is simplified by a switch box strategy. In addition, the constant finite field multiplier is optimized to reduce the chip area, thus make the decoder suitable for HDTV.
This paper focuses on synchronization of radio frequency identification (RFID) reader receivers, which plays a significant role for stability and efficiency of RFID systems. Performance of RFID reader suffers from a b...
详细信息
A 900MHz CMOS PLL using current-adjustable charge-pump circuit and on-chip loop filter with initialization circuit is presented. The charge-pump current is insensitive to the changes of temperature and power supply. T...
详细信息
H.264 also known as MPEG4 part 10 is a promising video coding standard for the next generation video compression. To meet the needs of low cost H.264 decoders, this paper presents a low cost hardware implementation fo...
详细信息
This paper proposes a novel architecture for high-speed RSA crypto-processor with reconfigurable architecture. Through analysing and comparing between the original algorithms with modified Modular exponentiation and M...
详细信息
Existing learning-based inpainting methods have recently reached notable success in filling irregular holes. However, the quantity of network parameters in these methods also grows rapidly, thus making them difficult ...
详细信息
暂无评论