检索结果-内蒙古大学图书馆

Microwave, MTT-S International Symposium

作者： Yunliang Zhu Hui Wu Laboratory for Advanced Integrated Circuits and Systems Department of Electrical and Computer Engineering University of Rochester Rochester NY USA

We present an integrated wideband directional coupler for millimeter-wave applications implemented in low-cost silicon technologies. It is constructed using broad-side coupled coplanar waveguides (CPW), taking advantage of available multiple metal layers in silicon technologies. A prototype coupler was designed and fabricated using a commercial 0.18mu digital CMOS technology with low-resistivity epi substrate. It achieves a 10-40 GHz frequency range (3-dB bandwidth) with 7 dB to 10 dB coupling and more than 10 dB directivity. Measurement results match well with electromagnetic simulation

关键词： CMOS technology Directional couplers Millimeter wave technology Silicon Coplanar waveguides Wideband Electromagnetic waveguides Prototypes Frequency Bandwidth

来源：评论

学校读者我要写书评

暂无评论

A new structure for capacitor-mismatch-insensitive multiply-by-two amplification

A new structure for capacitor-mismatch-insensitive multiply-...

引用

IEEE International Symposium on circuits and systems (ISCAS)

作者： H. Zare-Hoseini O. Shoaei I. Kale Applied DSP and VLSI Research Group Department of Electronic Systems University of Westminster London UK IC Design Laboratory Electrical and Computer Engineering Department University of Tehran Tehran Iran KKTC Eastern Mediterranean University Gazi Magusa Mersin Turkey

A new approach to achieve a switched-capacitor multiply-by-two gain-stage with reduced sensitivity to capacitors' mismatches is presented in this paper. It is based on sampling fully differential input signals onto both plates of the input capacitors rather than sampling onto one plate of the capacitors with the other tied to a reference. It uses one operational amplifier (op-amp) in two phases to produce the gain of two (times2). Comparing to the conventional multiply-by-two gain-stage, the mismatches between the capacitors has a much smaller influence on the accuracy of the gain of two (times2). Analytical and circuit-level analysis of the architecture and the conventional structure are presented using a generic 0.35mum CMOS technology

关键词： Capacitors Operational amplifiers Sampling methods Digital signal processing Very large scale integration Feedback Circuit analysis Energy consumption Transfer functions Voltage

来源：评论

学校读者我要写书评

暂无评论

High speed systems engineering: A new trent in electrical and computer engineering

High speed systems engineering: A new trent in electrical an...

引用

2005 ASEE Annual Conference and Exposition: The Changing Landscape of engineering and Technology Education in a Global World

作者： Mina, Mani Weber, Robert Somani, Arun K. VanderHorn, Nathan Bahuguna, Rashmi High Speed Systems Engineering Laboratory Department of Electrical and Computer Engineering Iowa State University United States Iowa State University United States Analog and Mixed-Signal VLSI Design Center United States

The main ideas and objectives of High Speed systems engineering (HSSE) are presented. HSSE is being used as integrating pedogogical and research platforms to train modern engineers and future researchers. The newly developed classes and the changes made in the curriculum is enhancing interaction between faculty, graduate and undergraduate students. A study shows that HSSE has been successful in encouraging students from all undergraduate levels to participate in learning and experimenting, also are encouraged to be involved in research and graduate studies.

关键词： systems engineering

来源：评论

学校读者我要写书评

暂无评论

2.40-2.48 GHz bandpass filter in 0.18 /spl mu/m CMOS

2.40-2.48 GHz bandpass filter in 0.18 /spl mu/m CMOS

引用

IEEE International Workshop on Radio-Frequency Integration Technology (RFIT)

作者： R.C. Yadav K.S. Lee V. Bharadwaj Integrated Circuits and Systems Laboratory Institute of Microelectronics Singapore Department of Electrical and Computer Engineering National University of Singapore Singapore

A band-pass filter operating in 2.40 GHz to 2.48 GHz range is designed in 0.18 /spl mu/m CMOS technology. It has tunable center frequency, Q-factor and gain. The fully integrated system-on-chip (SOC) 10th order band-pass filter is built by cascading five stages of 2nd order. The simulation of the filter on ADS software provides an insertion gain of 8 dB in the pass-band frequency from 2.40 GHz to 2.48 GHz. The attenuation in the stop-band is observed to be higher than 50 dB at 400 MHz away from pass-band edge with 15 mA current sinking from a 1.8 V supply. We present several simulation results to highlight these characteristics.

关键词： Band pass filters Frequency circuits MOSFETs Inductors Q factor CMOS technology Impedance Reflection Resistors

来源：评论

学校读者我要写书评

暂无评论

Minimization of secondary effects in SOI: a 32-bit ANT logic adder implementation

Minimization of secondary effects in SOI: a 32-bit ANT logic...

引用

Midwest Symposium on circuits and systems (MWSCAS)

作者： A. Wasson Dipti Sanghvi A. Nunez VLSI Systems Design and CAD (VSDCAD) Laboratory Department of Electrical Engineering and Computer Science (EECS) Syracuse University Syracuse NY USA

This paper presents a review of circuit design techniques related to silicon on insulator technology (SOI) CMOS circuits. The most important design considerations are parasitic bipolar effect, floating body effect and hysteric variation in the threshold voltage. These effects lead to the reduction of the noise margin and under serious circumstances may lead to a wrong output. Dynamic circuits are most vulnerable to these effects due to the presence of a soft node at the top of the pull down stack. We have studied the various existing techniques and have proposed a design modification which alleviates the floating body effect without compromising other parameters like speed and without penalizing the charge sharing present. The approach is based on adding an extra transistor which will minimize the floating body effect without worsening charge sharing. The effectiveness of our design technique is demonstrated through its implementation in a 32-bit ANT logic carry look ahead adder using BSIMSOI models. Results show that the performance of the modified circuit is reliable and minimizes the floating body effect without adversely affecting charge sharing

关键词： Minimization Silicon on insulator technology Adders CMOS logic circuits Circuit synthesis CMOS technology Threshold voltage Noise reduction Circuit noise Logic design

来源：评论

学校读者我要写书评

暂无评论

Pre-layout parasitic estimation in interconnects

Pre-layout parasitic estimation in interconnects

引用

Midwest Symposium on circuits and systems (MWSCAS)

作者： S. Shah A. Nunez Department of Electrical Engineering and Computer Science (EECS) VLSI Systems Design and CAD (VSDCAD) Laboratory Syracuse University Syracuse NY USA

Interconnect lengths have become a dominant factor in the design of integrated circuits. The parasitics associated with the interconnects account for a significant part of signal delay. The estimation of interconnect lengths prior to placement helps in determining the delay early in the design phase. In this paper, a methodology to estimate the interconnect lengths prior to layout, is presented. The approach is heuristics based. Various layouts have been studied to observe typical placement and routing patterns. The methodology uses the gate level netlist and properties of the cells obtained from the standard cell libraries for the estimation. The results have been compared with the detailed routing wire lengths obtained after synthesis of the gate level netlist. Cadence Buildgates was used for syntheises and Cadence Encounter used for placement and routing of the circuits. The methodology presented is independent of the technology being used. However the wire lengths will vary with the use of different placement and routing tools

关键词： Integrated circuit interconnections Wire Delay estimation Routing Circuit synthesis Capacitance Libraries Optimization methods Pins Very large scale integration

来源：评论

学校读者我要写书评

暂无评论

Processor allocation for tasks that is robust against errors in computation time estimates

Processor allocation for tasks that is robust against errors...

引用

International Symposium on Parallel and Distributed Processing (IPDPS)

作者： P.V. Sugavanam H.J. Siegel A.A. Maciejewski S.A. Ali M. Al-Otaibi M. Aydin K. Guru A. Horiuchi Y.G. Krishnamurthy P. Lee A. Mehta O. Oltikar R. Pichel A.J. Pippin M. Raskey V. Shestak J. Zhang Department of Electrical & Computer Engineering Colorado State University Fort Collins CO USA Department of Electrical & Computer Engineering Department of Computer Science Colorado State University Fort Collins CO USA Systems & VLSI Technology Division Hewlett Packard Company Fort Collins CO USA Linux & Open Source Laboratory Colorado State University Fort Collins CO USA School of Computer Science Salt Lake UT USA

Heterogeneous computing systems composed of interconnected machines with varied computational capabilities often operate in environments where there may be sudden machine failures, higher than expected load, or inaccuracies in estimation of system parameters. Makespan (defined as the completion time for an entire set of tasks) is often the performance feature that is optimized in such systems. It is important that the makespan of a resource allocation (mapping) be robust against errors in task computation time estimates. The problem of optimally mapping tasks onto machines of a heterogeneous computing environment has been shown, in general, to be NP-complete. Therefore, heuristic techniques to find near optimal solutions to this mapping problem are required. The goal of this research is to find a static mapping of tasks so that the robustness of the desired system feature, makespan, is maximized against the errors in task execution time estimates. Seven heuristics to derive near-optimal solutions and an upper bound to this problem are presented and evaluated.

关键词： Robustness Resource management State estimation Parameter estimation Educational technology Production computer science Active appearance model Very large scale integration Linux

来源：评论

学校读者我要写书评

暂无评论

Cost-effective video filtering solution for real-time vision systems

Cost-effective video filtering solution for real-time vision...

引用

作者： Fischer, Viktor Lukac, Rastislav Martin, Karl Laboratoire Traitement du Signal et Instrumentation Unité Mixte de Recherche CNRS 5516 Université Jean Monnet 10 rue Barrouin 42000 Saint-Etienne France Multimedia Laboratory Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto 10 King's College Road Toronto Ont. M5S 3G4 Canada Jean Monnet University of Saint-Etienne France Department of Electronics and Computer Science Micronic Košice Slovakia Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto Toronto Canada IEEE Circuits and Systems IEEE Consumer Electronics IEEE Signal Processing Societies IEEE Signal Processing Society Communications Society

This paper presents an efficient video filtering scheme and its implementation in a field-programmable logic device (FPLD). Since the proposed nonlinear, spatiotemporal filtering scheme is based on order statistics, its efficient implementation benefits from a bit-serial realization. The utilization of both the spatial and temporal correlation characteristics of the processed video significantly increases the computational demands on this solution, and thus, implementation becomes a significant challenge. Simulation studies reported in this paper indicate that the proposed pipelined bit-serial FPLD filtering solution can achieve speeds of up to 97.6 Mpixels/s and consumes 1700 to 2700 logic cells for the speed-optimized and area-optimized versions, respectively. Thus, the filter area represents only 6.6 to 10.5% of the Altera STRATIX EP1S25 device available on the Altera Stratix DSP evaluation board, which has been used to implement a prototype of the entire real-time vision system. As such, the proposed adaptive video filtering scheme is both practical and attractive for real-time machine vision and surveillance systems as well as conventional video and multimedia applications.

关键词： computer vision

来源：评论

学校读者我要写书评

暂无评论

Robust Processor Allocation for Independent Tasks When Dollar Cost for Processors is a Constraint

Robust Processor Allocation for Independent Tasks When Dolla...

引用

IEEE International Conference on Cluster Computing

作者： Prasanna Sugavanam H. J. Siegel Anthony A. Maciejewski Junxing Zhang Vladimir Shestak Michael Raskey Alan Pippin Ron Pichel Mohana Oltikar Ashish Mehta Panho Lee Yogish Krishnamurthy Aaron Horiuchi Kumara Guru Mahir Aydin Mohammad Al-Otaibi Syed Ali Department of Electrical & Computer Engineering Colorado State University USA Colorado State University Fort Collins CO US School of Computing University of Utah Salt Lake UT USA Linux & Open Source Laboratory Hewlett Packard Company USA Systems & VLSI Technology Division Hewlett Packard Company Fort Collins CO USA

In a distributed heterogeneous computing system, the resources have different capabilities and tasks have different requirements. Different classes of machines used in such systems typically vary in dollar cost based on their computing efficiencies. Makespan (defined as the completion time for an entire set of tasks) is often the performance feature that is optimized. Resource allocation is often done based on estimates of the computation time of each task on each class of machines. Hence, it is important that makespan be robust against errors in computation time estimates. The dollar cost to purchase the machines for use can be a constraint such that only a subset of the machines available can be purchased. The goal of this study is to: (1) select a subset of all the machines available so that the cost constraint for the machines is satisfied, and (2) find a static mapping of tasks so that the robustness of the desired system feature, makespan, is maximized against the errors in task execution time estimates. Six heuristic techniques to this problem are presented and evaluated

关键词： Robustness Costs Resource management Distributed computing Educational technology System performance Degradation computer science Active appearance model Cities and towns

来源：评论

学校读者我要写书评

暂无评论

Journal of Information Science and engineering: Editorial notice

引用

Journal of Information Science and engineering 2005年第5期21卷 i-ii页

作者： Lee, Der-Tsai Amato, Nancy M. Chang, Shih-Fu Chen, Homer H. Chen, Tsuhan Hsu, Tsan-Sheng Hwang, Jenq-Neng Kuo, Sy-Yen Kuo, Tei-Wei Li, Chung-Sheng Tokuyama, Takeshi Wing, Jeannette Wu, Tzong-Chen Yen, John Computer Science at Texas A and M University United States Parasol Laboratory United States IEEE Transactions on Parallel and Distributed Systems Computing Research Association's Committee on the Status of Women in Computing Research CRA-W's Distributed Mentor Program United States Department of Electrical Engineering Columbia University United States Lab. United States College of Electrical Engineering and Computer Science National Taiwan University Taiwan IEEE Transactions on Circuits and Systems for Video Technology IEEE Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh PA United States ACM ACM SIGACT IEEE Computer Society IICM Austria Research and Development of the Department Multimedia Signal Processing Technical Committee IEEE Signal Processing Society United States IEEE Transactions on Circuits and systems for Video Technology College of Electrical Engineering and Computer Science National Taiwan Ocean University Keelung Taiwan Department of Electrical Engineering National Taiwan University Taiwan Department of Computer Science and Information Engineering National Taiwan University Taipei Taiwan IEEE Technical Committee on Real-Time Systems Computer Science Division IBM T.J. Watson Research Center United States IBM Research Division Graduate School of Information Sciences Tohoku University Japan ACM IPSJ Mathematical Society of Japan Japan Department of Computer Science Computer Science Department Carnegie Mellon University United States National Academies of Science's Computer Science and Telecommunications Board United States Microsoft's Trustworthy Academic Advisory Board Intel Research Pittsburgh's Advisory Board United States Dartmouth's Institute for Security Technology Studies Advisory Committee Canada Sloan Research Fellowships Program Committee United States ACM Taiwan China Information Sciences and Technology Pennsylvania State University United States Laboratory for Intelligent Agents Penn State's School of Info

No abstract available

关键词：

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：