Static CMOS circuits can fail in ways that make the traditional stuck-at fault model and test-generation techniques inadequate. It is shown that the layout of these circuits can affect testability and in some cases re...
Static CMOS circuits can fail in ways that make the traditional stuck-at fault model and test-generation techniques inadequate. It is shown that the layout of these circuits can affect testability and in some cases reduce the number of possible faults in a design. A method is presented to analyze circuits at the symbolic layout level and to enhance testability using local transformations. A set of standard cells was designed using the layout level techniques. These standard cells are used in the MIS synthesis system to design over 100 example circuits. It is shown that the modified designs enable stuck-at tests to achieve significantly higher stuck-open fault coverage with an overhead that can be easily estimated. A synthesis strategy is presented to design easily testable random logic circuits
The authors propose a system-level model for simulating the Earth's atmosphere as an unguided optical communications channel. The major degradations in received optical intensity introduced by the atmosphere are s...
详细信息
The authors propose a system-level model for simulating the Earth's atmosphere as an unguided optical communications channel. The major degradations in received optical intensity introduced by the atmosphere are scintillation, beam spreading, beam wander, and atmospheric transmissivity. The model presented considers scintillation and beam wander to impose random fading in the received signal while beam spreading is a constant loss in intensity. Atmospheric transmissivity is treated as a filterlike channel transfer function. Relationships for the parameters of the model are given in terms of parameters which characterize the optical link. Also included is a description of an implementation of the model. The implementation discussed is being integrated into an end-to-end simulator for a direct-detention laser communication system operating in the atmosphere.< >
Timing verification is a critical part of VLSI circuit design. A new approach to timing verification using Register Transfer Level (RTL) descriptions is presented, which eliminates false paths that occur due to (i) re...
详细信息
Timing verification is a critical part of VLSI circuit design. A new approach to timing verification using Register Transfer Level (RTL) descriptions is presented, which eliminates false paths that occur due to (i) redundancy, (ii) reconvergent fanout or (iii) control signal constraints, and generates a test for the critical paths. High level instructions of the circuit are used to test for any timing violations. An algorithm to identify a minimal set of instructions that tests the circuit for all timing errors in valid paths is proposed. Results are presented based on an implementation of the algorithm in LISP programming language on a TI Explorer machine.
The authors examine the effect of various B/sub t/T,h combinations (B/sub t/=premodulation filter bandwidth T=bit period, h=modulation index), various IF (intermediate frequency) filter types, and various IF filter ba...
详细信息
The authors examine the effect of various B/sub t/T,h combinations (B/sub t/=premodulation filter bandwidth T=bit period, h=modulation index), various IF (intermediate frequency) filter types, and various IF filter bandwidths on the performance of a noncoherent GMSK (Gaussian minimum-shift keying) receiver. Numerical results are presented for bit error rate (BER) performance of the data detection subsystem and for phase jitter within the timing recovery subsystem. Results show that BER is very sensitive to IF filter type and bandwidth and that phase jitter is very sensitive to IF filter bandwidth. The test practical IF filter for the noncoherent GMSK receiver is a phase-equalized Butterworth filter. A filter order of 6 or 8 poles is sufficient for noise rejection, but higher order may be required to satisfy adjacent channel interference requirements. Although data detector performance is optimized with an IF filter bandwidth of B/sub t/T=1.1, this increase in bandwidth does not significantly affect data detector performance.< >
A complete test pattern generation system for path delay faults is presented. The test pattern generator is based on PODEM using a 5-valued logic. Techniques to prune the search space for test pattern generation are p...
详细信息
A complete test pattern generation system for path delay faults is presented. The test pattern generator is based on PODEM using a 5-valued logic. Techniques to prune the search space for test pattern generation are proposed. Since the number of paths for test generation can be exponential in the number of lines in the network, criteria and efficient algorithms to prune the number of paths for test generation are presented. The test generation system is evaluated using the ISCAS combinational benchmark circuits.< >
An approach to the design of linear-phase FIR (finite impulse response) bandpass filters is presented. Their design is based on the minimization of the integrated square error for the frequency response while maintain...
详细信息
An approach to the design of linear-phase FIR (finite impulse response) bandpass filters is presented. Their design is based on the minimization of the integrated square error for the frequency response while maintaining maximal flatness at the passband center. The closed-form solution for the filter coefficients is obtained by the method of Lagrange multipliers. A design example is included which demonstrates the effectiveness of the technique.< >
Consideration is given to the use of general-purpose multiprocessors for various simulation tasks. The aims of the work are to define a general framework for the parallel simulation of digital systems and to develop a...
详细信息
Consideration is given to the use of general-purpose multiprocessors for various simulation tasks. The aims of the work are to define a general framework for the parallel simulation of digital systems and to develop and evaluate tools for logic and fault simulation that have a good cost-performance ratio. Specifically, a novel partitioning approach is introduced and used as the basis for the parallel logic and fault simulation of synchronous gate-level designs. Performance experiments with prototype implementations on a message passing and a shared memory machine give promising results, in particular for fault simulation.< >
An approach to the design of linear-phase, maximally linear full-band and wideband differentiators with or without designated stopbands is proposed. The design is based on minimization of the integrated square error f...
详细信息
An approach to the design of linear-phase, maximally linear full-band and wideband differentiators with or without designated stopbands is proposed. The design is based on minimization of the integrated square error for the frequency response and is formulated as a quadratic programming problem with linear equality constraints. The closed-form solution is obtained by the method of Lagrange multipliers. Several design examples are included. They indicate significant improvement in low-frequency error when compared to similar designs based on the minimax criterion.< >
Proceedings of the Fifth International Conference on Machine *** by John Laird. Morgan Kaufmann: 1988. Pp. 467. Pbk $24.95. In Britain distributed by Afterhurst, 116 Pentonville Road, London NW1 9JB, £*** 88: Pro...
Proceedings of the Fifth International Conference on Machine *** by John Laird. Morgan Kaufmann: 1988. Pp. 467. Pbk $24.95. In Britain distributed by Afterhurst, 116 Pentonville Road, London NW1 9JB, £*** 88: Proceedings of the Third European Working Session on Learning. Edited by Derek Sleeman. Pitman: 1988. Pp. 263. Pbk £25.
This paper documents an experiment performed by The Johns Hopkins University Applied Physics Laboratory to measure the effect of inserting a data bus into a combat system. The experiment was conducted at the Aegis Com...
详细信息
This paper documents an experiment performed by The Johns Hopkins University Applied Physics Laboratory to measure the effect of inserting a data bus into a combat system. The experiment was conducted at the Aegis computer Center located at the Naval Surface Weapons Center in Dahlgren, Virginia (NSWC/DL). The purpose of the experiment was to determine whether or not the Aegis Weapon System (the core of the Aegis Combat System) could be operated with a portion of its point-to-point interelement cables replaced by a data bus. The data bus chosen for the experiment employs message broadcasting with receiver selection. A primary goal of the experiment was to minimize the amount of Aegis computer program changes required to accommodate the data bus. The results presented in this paper will show that the experiment was a success. Key certification tests were passed with no computer program changes to the tactical elements and minimal changes in the Aegis tactical executive (ATES) program (less than 110 words changed).
暂无评论