ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems

作     者：Jyothi, Grande Naga Sanapala, Kishore Vijayalakshmi, A. 

作者机构：VIT Univ Sch Elect Engn Vellore Tamil Nadu India Marri Laxman Reddy Inst Technol & Management Dept ECE Hyderabad India Marri Laxman Reddy Inst Technol & Management Dept Math Hyderabad India 

出 版 物：《INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY》 (国际语音技术杂志)

年 卷 期：2020年第23卷第2期

页      面：259-264页

核心收录：

学科分类：0808[工学-电气工程] 08[工学] 0812[工学-计算机科学与技术（可授工学、理学学位）] 

主　　题：Digital signal processing Residual number system Distributed arithmetic Finite impulse response Chinese remainder theorem 

摘      要：Digital signal processing (DSP) systems are becoming popular with the emergence of artificial intelligence and machine learning based applications. Residue number system is one of most sought representation for implementing the high speed DSP systems. This paper presents an efficient implementation of memory less distributed arithmetic (MLDA) architecture in finite impulse response filter with residual number system. The input data and filter coefficients of MLDA are in residue number form and the output data from MLDA is converted into binary form using Chinese remainder theorem. In addition, compressor adders are used to reduce the area. For real time validation, the proposed design has been simulated and synthesized in application specific integrated circuit platform using synopsis design compiler with CMOS 90 nm technology. The results show that the proposed design has very high computation speed with total delay of only 20 ns and occupies 20% less area in comparison with the existing designs.