检索结果-内蒙古大学图书馆

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 69-78页

作者： DeHon, Andre Univ of California at Berkeley Berkeley CA United States

FPGA users often view the ability of an FPGA to route designs with high LUT (gate) utilization as a feature, leading them to demand high gate utilization from vendors. We present initial evidence from a hierarchical array design showing that high LUT utilization is not directly correlated with efficient silicon usage. Rather, since interconnect resources consume most of the area on these devices (often 80-90%), we can achieve more area efficient designs by allowing some LUTs to go unused - allowing us to use the dominant resource, interconnect, more efficiently. This extends the `Sea-of-gates' philosophy, familiar to mask programmable gate arrays, to FPGAs. Also introduced in this work is an algorithm for `depopulating' the gates in a hierarchical network to match the limited wiring resources.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Configuration caching vs data caching for striped FPGAs

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 206-214页

作者： Deshpande, Deepali Somani, Arun K. Tyagi, Akhilesh Iowa State Univ Ames IA United States

Striped FPGA, or pipeline-reconfigurable FPGA provides hardware virtualization by supporting fast run-time reconfiguration. In this paper we show that the performance of striped FPGA depends on the reconfiguration pattern, the run time scheduling of configurations through the FPGA. We study two main configuration scheduling approaches- Configuration Caching and Data Caching. We present the quantitative analysis of these scheduling techniques to compute their total execution cycles taking into account the overhead caused by the IO with the external memory. Based on the analysis we can determine which scheduling technique works better for the given application and for the given hardware parameters.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

New high density and very low cost reprogrammable FPGA architecture

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 3-12页

作者： Kaptanoglu, Sinan Bakker, Greg Kundu, Arun Corneillet, Ivan Ting, Ben Actel Corp Sunnyvale United States

A new reprogrammable FPGA architecture is described which is specifically designed to be of very low cost. It covers a range of 35 K to a million usable gates. In addition, it delivers high performance and it is synthesis efficient. This architecture is loosely based on an earlier reprogrammable Actel architecture named ES. By changing the structure of the interconnect and by making other improvements, we achieved an average cost reduction by a factor of three per usable gate. The first member of the family based on this architecture is fabricated on a 2.5 V standard 0.25μ CMOS technology with a gate count of up to 130 K which also includes 36 K bits of two port RAM. The gate count of this part is verified in a fully automatic design flow starting from a high level description followed by synthesis, technology mapping, place and route, and timing extraction.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Exploiting FPGA-features during the emulation of a fast reactive embedded system

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 235-242页

作者： Weiss, Karlheinz Steckstor, Thorsten Koch, Gernot Rasenstiel, Wolfgang Univ of Tuebingen Tuebingen Germany

This paper presents the emulation of an embedded system with hard real time constraints and response times of about 220 μs. We show that for such fast reactive systems, the software overhead of a Real Time Operating System (RTOS) becomes a limiting factor, consuming up to 77% of the total execution performance. We analyze features of different FPGA architectures in order to solve the system performance bottleneck. We show that moving functionality from software to hardware through exploiting the fine grained on-chip SRAM capability of the Xilinx XC4000 architecture, that feature eliminates the RTOS overhead by only a slight increase of about 28% of the used FPGA CLB resources. These investigations have been conducted using our own emulation environment called SPYDER-CORE-P1.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Innovative, segmented high performance FPGA family with variable-grain-architecture and wide-gating functions

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 17-26页

作者： Agrawal, Om Chang, Herman Sharpe-Geisler, Brad Schmitz, Nick Nguyen, Bai Wong, Jack Tran, Giap Fontana, Fabiano Harding, Bill Vantis Corp Sunnyvale CA United States

This paper describes the Vantis VF1 FPGA architecture, an innovative architecture based on 0.25 u (drawn) (0.18 u Leff)/4-metal technology. It was designed from scratch for high performance, routability and ease-of-use. It supports system level functions (including wide gating functions, dual-port SRAMs, high speed carry chains, and high speed IO blocks) with a symmetrical structure. Additionally, the architecture of each of the critical elements including: variable-grain logic blocks, variable-length-interconnects, dual-port embedded SRAM blocks, I/O blocks and on-chip PLL functions will be described.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Methodology for fast FPGA floorplanning

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 47-56页

作者： Emmert, John M. Bhatia, Dinesh Univ of Cincinnati Cincinnati United States

Floorplanning is an important problem in FPGA circuit mapping. As FPGA capacity grows, new innovative approaches will be required for efficiently mapping circuits to FPGAs. In this paper we present a macro based floorplanning methodology suitable for mapping large circuits to large, high density FPGAs. Our method uses clustering techniques to combine macros into clusters, and then uses a tabu search based approach to place clusters while enhancing both circuit routability and performance. Our method is capable of handling both hard (fixed size and shape) macros and sob (fixed size and variable shape) macros. We demonstrate our methodology on several macro based circuit designs and compare the execution speed and quality of results with commercially available CAE tools. Our approach shows a dramatic speedup in execution time without any negative impact on quality.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

HSRA: High-speed, hierarchical synchronous reconfigurable array

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 125-134页

作者： Tsu, William Macy, Kip Joshi, Atul Huang, Randy Walker, Norman Tung, Tony Rowhani, Omid George, Varghese Wawrzynek, John DeHon, Andre Univ of California at Berkeley Berkeley United States

There is no inherent characteristic forcing field programmable gate Array (FPGA) or Reconfigurable Computing (RC) Array cycle times to be greater than processors in the same process. Modern FPGAs seldom achieve application clock rates close to their processor cousins because (1) resources in the FPGAs are not balanced appropriately for high-speed operation, (2) FPGA CAD does not automatically provide the requisite transforms to support this operation, and (3) interconnect delays can be large and vary almost continuously, complicating high frequency mapping. We introduce a novel reconfigurable computing array, the High-Speed, Hierarchical Synchronous Reconfigurable Array (HSRA), and its supporting tools. This package demonstrates that computing arrays can achieve efficient, high-speed operation. We have designed and implemented a prototype component in a 0.4 μm logic design on a DRAM process which will support 250 MHz operation for CAD mapped designs.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Procedural texture mapping on FPGAs

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 112-120页

作者： Ye, Andy G. Lewis, David M. Univ of Toronto Toronto Ont Canada

Procedural textures can be effectively used to enhance the visual realism of computer rendered images. Procedural textures can provide higher realism for 3-D objects than traditional hardware texture mapping methods which use memory to store 2-D texture images. This paper proposes a new method of hardware texture mapping in which texture images are synthesized using FPGAs. This method is very efficient for texture mapping procedural textures of more than two input variables. By synthesizing these textures on the fly, the large amount of memory required to store their multidimensional texture images is eliminated, making texture mapping of 3-D textures and parameterized textures feasible in hardware. This paper shows that using FPGAs, procedural textures can be synthesized at high speed, with a small hardware cost. Data on the performance and the hardware cost of synthesizing procedural textures in FPGAs are presented. This paper also presents, the FPGA implementations of two Perlin noise based 3-D procedural textures.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 37-46页

作者： Marquardt, Alexander Betz, Vaughn Rose, Jonathan Univ of Toronto Toronto Ont Canada

In this paper, we investigate the speed and area-efficiency of FPGAs employing `logic clusters' containing multiple LUTs and registers as their logic block. We introduce a new, timing-driven tool (T-VPack) to `pack' LUTs and registers into these logic clusters, and we show that this algorithm is superior to an existing packing algorithm. Then, using a realistic routing architecture and sophisticated delay and area models, we empirically evaluate FPGAs composed of clusters ranging in size from one to twenty LUTs, and show that clusters of size seven through ten provide the best area-delay trade-off. Compared to circuits implemented in an FPGA composed of size one clusters, circuits implemented in an FPGA with size seven clusters have 30% less delay (a 43% increase in speed) and require 8% less area, and circuits implemented in an FPGA with size ten clusters have 34% less delay (a 52% increase in speed), and require no additional area.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Memory interfacing and instruction specification for reconfigurable processors

ACM/SIGDA International Symposium on Field Programmable Gate...

引用

acm/sigda international symposium on field programmable gate arrays - FPGA 1999年 145-154页

作者： Jacob, Jeffrey A. Chow, Paul Univ of Toronto Toronto Ont Canada

As custom computing machines evolve, it is clear that a major bottleneck is the slow interconnection architecture between the logic and memory. This paper describes the architecture of a custom computing machine that overcomes the interconnection bottle-neck by closely integrating a fixed-logic processor, a reconfigurable logic array, and memory into a single chip, called OneChip-98. The OneChip-98 system has a seamless programming model that enables the programmer to easily specify instructions without additional complex instruction decoding hardware. As well, there is a simple scheme for mapping instructions to the corresponding programming bits. To allow the processor and the reconfigurable array to execute concurrently, the programming model utilizes a novel memory-consistency scheme implemented in the hardware. To evaluate the feasibility of the OneChip-98 architecture, a 32-bit MIPS-like processor and several performance enhancement applications were mapped to the Transmogrifier-2 field programmable system. For two typical applications, the 2-dimensional discrete cosine transform and the 64-tap FIR filter, we were capable of achieving a performance speedup of over 30 times that of a stand-alone state-of-the-art processor.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：