cryptographyalgorithm is an important means to achieve identity authentication, and it is also a key technology to achieve identity authentication. In recent years, cryptographyalgorithms have been widely used in th...
详细信息
cryptographyalgorithm is an important means to achieve identity authentication, and it is also a key technology to achieve identity authentication. In recent years, cryptographyalgorithms have been widely used in the field of identity authentication, and some major breakthroughs have been made. However, in specific applications, there are still some security vulnerabilities and hidden dangers. The article first introduced various identity authentication algorithms, analyzed several typical security vulnerabilities that currently exist, and proposed corresponding security suggestions and improvement measures to address these vulnerabilities, so as to provide reference for the design and implementation of identity authentication schemes. The final results showed that the cryptographyalgorithm improved by digital identity authentication could improve the regularity of run distribution to an average of 86.95%.
Modular multiplication (MM) is the main operation in cryptographyalgorithms such as elliptic-curvecryptography (ECC) and Rivest-Shamir-Adleman, where repeated MM is used to perform ellipticcurve point multiplicatio...
详细信息
Modular multiplication (MM) is the main operation in cryptographyalgorithms such as elliptic-curvecryptography (ECC) and Rivest-Shamir-Adleman, where repeated MM is used to perform ellipticcurve point multiplication and modular exponentiation, respectively. The algorithm for the proposed architecture is derived from the Chinese remainder theorem and performs MM completely within a residue number system (RNS). Moreover, a 40-channel RNS moduli-set is proposed for this architecture to benefit from the short-channel width of the RNS moduli-set. The throughput of the architecture is enhanced by pipelining and pre-computations. The proposed architecture is fabricated as an ASIC using 65-nm CMOS technology. The measurement results are obtained for energy dissipation at different voltage levels from 0.43 to 1.25V. The maximum throughput of the proposed design is 1037Mbps while operating at a frequency of 162MHz with an energy dissipation of 48nJ. The proposed architecture enables the construction of low-voltage and energy-efficient ECCs.
暂无评论