This paper presents a novel fractional-N digital PLL structure with a digitally controlled phase interpolator(DPI) and a time-to-digital converter(TDC). In this structure, a short bit-width DPI and a short bit-width T...
详细信息
ISBN:
(纸本)9781467397209
This paper presents a novel fractional-N digital PLL structure with a digitally controlled phase interpolator(DPI) and a time-to-digital converter(TDC). In this structure, a short bit-width DPI and a short bit-width TDC are combined to achieve high phase resolution and low in-band phase noise. Moreover, since the DPI readily achieves 360° phase range and the TDC provides good linearity, no extra complex calibration is needed, which simplifies the design and saves power and chip area. Designed in a 55-nm CMOS technology, the proposed digital PLL achieves-103 d Bc/Hz in-band phase noise at 2.4 GHz output frequency. It consumes 2.4 mW from a 1.2-V supply and occupies 0.18 mm2 active chip area.
This paper presents a 7.9 fJ /conversion-step 10-bit 125 MS/s successive approximation register(SAR) analog-to-digital converter(ADC) on the basis of a monotonic capacitor switching procedure. Simplified power-efficie...
详细信息
ISBN:
(纸本)9781467397209
This paper presents a 7.9 fJ /conversion-step 10-bit 125 MS/s successive approximation register(SAR) analog-to-digital converter(ADC) on the basis of a monotonic capacitor switching procedure. Simplified power-efficient digital control logic, multi-layer sandwich capacitor structure and high-speed level-shift bootstrapped sampling-and-holding(S/H) blocks are employed to achieve high performance with low power consumption. The prototype is implemented in 55 nm standard CMOS process, occupying an active area of 0.18 mm × 0.20 mm. Post simulation results show that an SNDR of 54.01 d B and an ENOB of 8.7 bit can be achieved by consuming 0.41 mW of the ADC core from a 1.2 V supply, and a figure of merit(FOM) of 7.9 fJ /conversion-step.
We investigate theoretically the electron spin states in disk-shaped HgTe topological insulator quantum dots (TIQDs) containing a single magnetic Mn2+ ion. We show that the energy spectrum and the electron density dis...
详细信息
This work presents the design of a novel static-triggered power-rail electrostatic discharge(ESD)clamp circuit. The superior transient-noise immunity of the static ESD detection mechanism over the transient one is fir...
详细信息
This work presents the design of a novel static-triggered power-rail electrostatic discharge(ESD)clamp circuit. The superior transient-noise immunity of the static ESD detection mechanism over the transient one is firstly discussed. Based on the discussion, a novel power-rail ESD clamp circuit utilizing the static ESD detection mechanism is proposed. By skillfully incorporating a thyristor delay stage into the trigger circuit(TC), the proposed circuit achieves the best ESD-conduction behavior while consuming the lowest leakage current(Ileak) at the normal bias voltage among all investigated circuits in this work. In addition, the proposed circuit achieves an excellent false-triggering immunity against fast power-up pulses. All investigated circuits are fabricated in a 65-nm CMOS process. Performance superiorities of the proposed circuit are fully verified by both simulation and test results. Moreover, the proposed circuit offers an efficient on-chip ESD protection scheme considering the worst discharge case in the utilized process.
While it is known that the charge-carrier mobility in amorphous metal oxide semiconductor thin film transistors (TFT) deviates from Arrhenius temperature dependence, we found that the Hall mobility measured in amorpho...
详细信息
While it is known that the charge-carrier mobility in amorphous metal oxide semiconductor thin film transistors (TFT) deviates from Arrhenius temperature dependence, we found that the Hall mobility measured in amorphous In-Ga-Zn-O (a-IGZO) follows an Arrhenius relation surprisingly well. We explain these observations by the effect of strong vertical electric field created by the gate voltage, which facilitates direct tunneling of trapped carriers into the conductive band and leads to virtually temperature independent mobility. We present a generalized Arrhenius model based on the effective temperature concept. We show that our model allows quantitative description of the temperature dependence of the mobility in a-IGZO TFTs over a broad temperature range.
A physical model of revealing the charge carrier transport characteristics based on first-principles calculations has been proposed for oxide-based RRAM. Based on the proposed model, we have investigated the influence...
详细信息
In the above paper, there is an error in the information of corresponding author’s email address. The corrected corresponding author’s email address information is provided.
In the above paper, there is an error in the information of corresponding author’s email address. The corrected corresponding author’s email address information is provided.
In this work, a feasible multi-VT modulation strategy in vertical nanowire FETs (VNWFETs) combining asymmetric halo doping with nanowire diameter is proposed and verified by TCAD simulation. The results show that halo...
详细信息
Ultra-thick and ultra-thin Silicon PIN detectors are specially applied in high particles detections. The corresponding leakage current is investigated. The ultra-thick and ultra-thin gated diodes structures based on h...
详细信息
ISBN:
(纸本)9781467397209
Ultra-thick and ultra-thin Silicon PIN detectors are specially applied in high particles detections. The corresponding leakage current is investigated. The ultra-thick and ultra-thin gated diodes structures based on high resistivity silicon substrates are fabricated and tested to analyses the reverse leakage current for silicon PIN detectors application. It is concluded that the contribution of the generation current in the main junction depletion region is more significant in the ultra-thick structures, while the contribution of the generation current generated at the silicon-oxide interface is more evident in the ultra-thin structures.
暂无评论